{"id":"https://openalex.org/W2554936968","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753555","title":"Conclusively verifying clock-domain crossings in very large hardware designs","display_name":"Conclusively verifying clock-domain crossings in very large hardware designs","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2554936968","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753555","mag":"2554936968"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072588019","display_name":"Guillaume Plassan","orcid":"https://orcid.org/0000-0003-0124-9708"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Guillaume Plassan","raw_affiliation_strings":["Synopsys Inc, Mountain View, CA, US"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc, Mountain View, CA, US","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038533300","display_name":"Hans-J\u00f6rg Peter","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hans-Jorg Peter","raw_affiliation_strings":["Synopsys Inc"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067330751","display_name":"Katell Morin-Allory","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Katell Morin-Allory","raw_affiliation_strings":["Univ. Grenoble Alpes and CNRS, TIMA Laboratory, Grenoble"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes and CNRS, TIMA Laboratory, Grenoble","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007596573","display_name":"Fahim Rahim","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Fahim Rahim","raw_affiliation_strings":["Synopsys Inc"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001926594","display_name":"Shaker Sarwary","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Shaker Sarwary","raw_affiliation_strings":["Synopsys Inc"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063371658","display_name":"D. Borrione","orcid":"https://orcid.org/0000-0002-4856-453X"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dominique Borrione","raw_affiliation_strings":["Univ. Grenoble Alpes and CNRS, TIMA Laboratory, Grenoble"],"affiliations":[{"raw_affiliation_string":"Univ. Grenoble Alpes and CNRS, TIMA Laboratory, Grenoble","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5072588019"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11819818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8802750110626221},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8409119844436646},{"id":"https://openalex.org/keywords/counterexample","display_name":"Counterexample","score":0.6465805172920227},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.6320260167121887},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5950173735618591},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5403391122817993},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.49429893493652344},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.49249348044395447},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4912340044975281},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.48154550790786743},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4461914002895355},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.38639163970947266},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3641316592693329},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.33719268441200256},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3301045596599579},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12360456585884094}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8802750110626221},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8409119844436646},{"id":"https://openalex.org/C162838799","wikidata":"https://www.wikidata.org/wiki/Q596077","display_name":"Counterexample","level":2,"score":0.6465805172920227},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.6320260167121887},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5950173735618591},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5403391122817993},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.49429893493652344},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.49249348044395447},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4912340044975281},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.48154550790786743},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4461914002895355},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.38639163970947266},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3641316592693329},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.33719268441200256},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3301045596599579},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12360456585884094},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332162","display_name":"Centers for Disease Control and Prevention","ror":"https://ror.org/042twtr12"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1520384708","https://openalex.org/W1528837436","https://openalex.org/W1605593319","https://openalex.org/W1969939389","https://openalex.org/W2052006175","https://openalex.org/W2093993460","https://openalex.org/W2119616711","https://openalex.org/W2129981070","https://openalex.org/W2158395308","https://openalex.org/W3142972151","https://openalex.org/W3143326883","https://openalex.org/W4250693127"],"related_works":["https://openalex.org/W2349952486","https://openalex.org/W4240080598","https://openalex.org/W2162945176","https://openalex.org/W1558442354","https://openalex.org/W168509588","https://openalex.org/W2366556084","https://openalex.org/W1988777083","https://openalex.org/W1555025092","https://openalex.org/W799706496","https://openalex.org/W1491441517"],"abstract_inverted_index":{"We":[0,54],"propose":[1],"a":[2,45,115],"novel":[3],"semi-automatic":[4,35],"methodology":[5],"to":[6,51,101],"formally":[7,107],"verify":[8],"clock-domain":[9,22],"synchronization":[10],"protocols":[11],"in":[12,27,89,114],"industrial-scale":[13],"hardware":[14],"designs.":[15],"Establishing":[16],"the":[17,52,61,65,68,71,84,96,109],"functional":[18],"correctness":[19,110],"of":[20,48,70,91,93,98,111],"all":[21],"crossings":[23],"(CDCs)":[24],"is":[25,86],"crucial":[26],"every":[28,112],"system-on-chip":[29],"(SoC)":[30],"assembly":[31],"flow.":[32],"While":[33],"other":[34],"approaches":[36],"require":[37],"non-trivial":[38],"manual":[39],"deductive":[40],"reasoning,":[41],"our":[42],"approach":[43],"produces":[44],"small":[46],"sequence":[47],"easy":[49],"queries":[50,94],"user.":[53],"use":[55],"counterexample-guided":[56],"abstraction":[57],"refinement":[58],"(CEGAR)":[59],"as":[60],"algorithmic":[62],"back-end,":[63],"and":[64,95,125],"user":[66,85],"influences":[67],"course":[69],"algorithm":[72],"based":[73],"on":[74,83],"information":[75],"extracted":[76],"from":[77,119],"intermediate":[78],"abstract":[79],"counterexamples.":[80],"The":[81],"workload":[82],"small,":[87],"both":[88],"terms":[90],"number":[92],"degree":[97],"design":[99,118],"insight":[100],"provide.":[102],"With":[103],"this":[104],"approach,":[105],"we":[106],"proved":[108],"CDC":[113],"recent":[116],"SoC":[117],"STMicroelectronics":[120],"comprising":[121],"over":[122],"300,000":[123],"registers":[124],"seven":[126],"million":[127],"gates.":[128]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}