{"id":"https://openalex.org/W2553749433","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753552","title":"A passive equalizer and its design methodology for global interconnects in VLSIs","display_name":"A passive equalizer and its design methodology for global interconnects in VLSIs","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2553749433","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753552","mag":"2553749433"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103470416","display_name":"Moritoshi Yasunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Moritoshi Yasunaga","raw_affiliation_strings":["Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, JAPAN","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001939329","display_name":"Naoki Yokoshima","orcid":null},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoki Yokoshima","raw_affiliation_strings":["Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, JAPAN"],"affiliations":[{"raw_affiliation_string":"Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, JAPAN","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049562550","display_name":"Ikuo Yoshihara","orcid":null},"institutions":[{"id":"https://openalex.org/I118574687","display_name":"University of Miyazaki","ror":"https://ror.org/0447kww10","country_code":"JP","type":"education","lineage":["https://openalex.org/I118574687"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ikuo Yoshihara","raw_affiliation_strings":["Faculty of Engineering, Miyazaki University, Miyazaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Miyazaki University, Miyazaki, JAPAN","institution_ids":["https://openalex.org/I118574687"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103470416"],"corresponding_institution_ids":["https://openalex.org/I146399215"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12354748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7664123773574829},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5998867154121399},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5833308100700378},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.563839316368103},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.5432934761047363},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.4684332311153412},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46280449628829956},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.4504644274711609},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4430294632911682},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.43156641721725464},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3455800414085388},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.31387001276016235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2790932059288025},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.1798659861087799},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1665758192539215}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7664123773574829},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5998867154121399},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5833308100700378},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.563839316368103},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.5432934761047363},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.4684332311153412},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46280449628829956},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.4504644274711609},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4430294632911682},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.43156641721725464},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3455800414085388},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.31387001276016235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2790932059288025},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.1798659861087799},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1665758192539215},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753552","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753552","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8199999928474426,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2170323631","https://openalex.org/W2546377206","https://openalex.org/W2763780376","https://openalex.org/W3127394485","https://openalex.org/W6745449252"],"related_works":["https://openalex.org/W27383583","https://openalex.org/W4296913507","https://openalex.org/W2364371960","https://openalex.org/W2537540583","https://openalex.org/W2142764951","https://openalex.org/W4386763889","https://openalex.org/W1582212326","https://openalex.org/W948881177","https://openalex.org/W3211049872","https://openalex.org/W4206920939"],"abstract_inverted_index":{"The":[0],"deterioration":[1],"of":[2,17,103,142],"signal":[3],"integrity":[4],"(SI)":[5],"due":[6,46],"to":[7,47,121],"the":[8,18,23,30,41,48,52,143,149,158,165],"skin":[9],"effect":[10],"and":[11,59,67,106,126,146,164],"dielectric":[12],"loss":[13],"has":[14],"been":[15],"one":[16],"most":[19],"serious":[20],"problems":[21],"in":[22,57,63,68,72,101,124],"printed":[24],"circuit":[25],"board":[26],"(PCB)":[27],"trace":[28],"since":[29],"clock":[31],"frequency":[32,53],"exceeded":[33],"several":[34,55],"hundred":[35],"MHz.":[36],"It":[37],"is":[38,76,151,160,168],"expected":[39],"that":[40,148],"same":[42,49],"problem":[43,75],"will":[44],"occur":[45],"causes":[50],"when":[51],"exceeds":[54],"GHz":[56],"global":[58,122],"very":[60],"long":[61],"interconnects":[62,100,123],"very-large-scale":[64],"integration":[65],"(VLSI)":[66],"silicon":[69,127],"interposers.":[70],"Currently,":[71],"PCBs,":[73],"this":[74,110],"typically":[77],"overcome":[78],"by":[79,162,170],"using":[80],"either":[81],"passive":[82,115],"equalizers":[83,94],"based":[84,117],"on":[85,118],"lumped-element":[86],"circuits":[87,120],"or":[88],"active":[89],"equalizers.":[90],"Unfortunately,":[91],"however,":[92],"those":[93],"are":[95],"not":[96],"suitable":[97],"for":[98,135],"VLSI":[99],"terms":[102],"power":[104],"consumption":[105],"parasitic":[107],"elements.":[108],"In":[109],"paper,":[111],"we":[112,130],"apply":[113],"a":[114,132,139,155],"equalizer":[116,145],"distributed-element":[119],"VLSIs":[125],"interposers;":[128],"furthermore,":[129],"propose":[131],"design":[133],"methodology":[134],"this.":[136],"We":[137],"fabricate":[138],"scale-up":[140],"prototype":[141],"proposed":[144],"demonstrate":[147],"SI":[150],"improved;":[152],"compared":[153],"with":[154],"conventional":[156],"interconnect,":[157],"jitter":[159],"reduced":[161],"55.5%,":[163],"eye":[166],"height":[167],"increased":[169],"75%.":[171]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}