{"id":"https://openalex.org/W2552027225","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753551","title":"Restricting writes for energy-efficient hybrid cache in multi-core architectures","display_name":"Restricting writes for energy-efficient hybrid cache in multi-core architectures","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2552027225","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753551","mag":"2552027225"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034837887","display_name":"Sukarn Agarwal","orcid":"https://orcid.org/0000-0003-1292-3235"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sukarn Agarwal","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Guwahati, Assam, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Guwahati, Assam, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070605948","display_name":"Hemangee K. Kapoor","orcid":"https://orcid.org/0000-0002-9376-7686"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemangee K. Kapoor","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Guwahati, Assam, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Guwahati, Assam, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034837887"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":2.5227,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.89289073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7937330603599548},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7908226251602173},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7556061744689941},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6854395270347595},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5794777870178223},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.505535364151001},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.44969165325164795},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44619399309158325},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4387713372707367},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30744409561157227},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2574947774410248},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09857162833213806},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08554360270500183}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7937330603599548},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7908226251602173},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7556061744689941},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6854395270347595},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5794777870178223},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.505535364151001},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.44969165325164795},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44619399309158325},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4387713372707367},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30744409561157227},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2574947774410248},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09857162833213806},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08554360270500183}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1979955706","https://openalex.org/W2000005457","https://openalex.org/W2010202670","https://openalex.org/W2010216838","https://openalex.org/W2014895289","https://openalex.org/W2064977311","https://openalex.org/W2076675157","https://openalex.org/W2147657366","https://openalex.org/W2156159026","https://openalex.org/W2169875292","https://openalex.org/W2254842828","https://openalex.org/W2464177207","https://openalex.org/W2981757023","https://openalex.org/W4230661076","https://openalex.org/W4231378725","https://openalex.org/W4232937019","https://openalex.org/W4245080405","https://openalex.org/W6682917345","https://openalex.org/W6719768283","https://openalex.org/W6728964506"],"related_works":["https://openalex.org/W179829755","https://openalex.org/W2186949690","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W3019683061","https://openalex.org/W2061075966","https://openalex.org/W3147501184"],"abstract_inverted_index":{"Emerging":[0],"non-volatile":[1],"memory":[2],"technology":[3],"Spin":[4],"Transfer":[5],"Torque":[6],"Random":[7],"Access":[8],"Memory":[9],"(STT-RAM)":[10],"is":[11,55],"a":[12,40,98],"good":[13,26],"candidate":[14],"for":[15,85],"the":[16,59,67,71,75,95,104,115],"Last":[17],"Level":[18],"Cache":[19],"(LLC)":[20],"on":[21,97],"account":[22],"of":[23,42,61,66,77,88],"high":[24],"density,":[25],"scalability":[27],"and":[28,63,130],"low":[29],"power":[30],"consumption.":[31],"However,":[32],"expensive":[33,47],"write":[34,48,128],"operation":[35],"reduces":[36,58],"their":[37],"chances":[38],"as":[39],"replacement":[41],"SRAM.":[43],"To":[44],"handle":[45],"these":[46],"operations,":[49],"an":[50,136],"STT-RAM/SRAM":[51],"hybrid":[52],"cache":[53],"architecture":[54],"proposed":[56],"that":[57],"number":[60],"writes":[62],"energy":[64,132],"consumption":[65],"STT-RAM":[68],"region":[69],"in":[70,94,103,127],"LLC":[72,96],"by":[73,108],"considering":[74],"existence":[76],"private":[78],"blocks.":[79],"Our":[80],"approach":[81],"allocates":[82],"dataless":[83,116],"entries":[84],"such":[86],"kind":[87],"blocks":[89],"when":[90],"they":[91],"are":[92],"loaded":[93],"miss.":[99],"We":[100],"make":[101],"changes":[102],"conventional":[105],"MESI":[106],"protocol":[107],"adding":[109],"new":[110],"states":[111],"to":[112,135],"deal":[113],"with":[114],"entries.":[117],"Experimental":[118],"results":[119],"using":[120],"full":[121],"system":[122],"simulator":[123],"shows":[124],"73%":[125],"savings":[126,133],"operations":[129],"20%":[131],"compared":[134],"existing":[137],"policy.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}