{"id":"https://openalex.org/W2556904590","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753549","title":"Static energy reduction by performance linked dynamic cache resizing","display_name":"Static energy reduction by performance linked dynamic cache resizing","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2556904590","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753549","mag":"2556904590"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086649851","display_name":"Shounak Chakraborty","orcid":"https://orcid.org/0000-0003-1679-6210"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Shounak Chakraborty","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Guwahati, Assam, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Guwahati, Assam, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070605948","display_name":"Hemangee K. Kapoor","orcid":"https://orcid.org/0000-0002-9376-7686"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemangee K. Kapoor","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Guwahati, Assam, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Guwahati, Assam, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086649851"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":0.946,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74929472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"33","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.9023318290710449},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.749732494354248},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5641524195671082},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.5250641703605652},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.516261100769043},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.506084144115448},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5004918575286865},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49514713883399963},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4719216823577881},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.47076037526130676},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45398467779159546},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08246415853500366}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.9023318290710449},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.749732494354248},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5641524195671082},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.5250641703605652},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.516261100769043},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.506084144115448},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5004918575286865},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49514713883399963},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4719216823577881},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.47076037526130676},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45398467779159546},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08246415853500366},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1968295951","https://openalex.org/W1997339406","https://openalex.org/W2011696943","https://openalex.org/W2045257463","https://openalex.org/W2052608846","https://openalex.org/W2057766516","https://openalex.org/W2068986894","https://openalex.org/W2075190356","https://openalex.org/W2090716119","https://openalex.org/W2102387714","https://openalex.org/W2110134128","https://openalex.org/W2120635877","https://openalex.org/W2126357937","https://openalex.org/W2128419576","https://openalex.org/W2157225945","https://openalex.org/W2159793853","https://openalex.org/W2164264749","https://openalex.org/W2169875292","https://openalex.org/W4235106764","https://openalex.org/W4235990555","https://openalex.org/W6675224354","https://openalex.org/W7045081539"],"related_works":["https://openalex.org/W2363769136","https://openalex.org/W2133489088","https://openalex.org/W3085471909","https://openalex.org/W2031173804","https://openalex.org/W2114386333","https://openalex.org/W2115222420","https://openalex.org/W2734782074","https://openalex.org/W2086718556","https://openalex.org/W1965891727","https://openalex.org/W57688818"],"abstract_inverted_index":{"The":[0,87],"increased":[1],"power":[2,67],"density":[3],"with":[4,89,98,143],"short":[5],"channel":[6],"effect":[7],"in":[8,23,31,65,140,147],"modern":[9],"transistors":[10],"significantly":[11],"increases":[12,154],"the":[13,32,48,57,111],"leakage":[14,50,74],"energy":[15,75,142],"consumptions":[16],"of":[17,56,80,113],"on-chip":[18],"Last":[19],"Level":[20],"Caches":[21],"(LLCs)":[22],"recent":[24],"Chip":[25],"Multi-Processors(CMPs).":[26],"Performance":[27],"linked":[28],"dynamic":[29,118],"shrinking":[30],"LLC":[33],"size":[34],"is":[35],"a":[36,78,129],"promising":[37],"option":[38],"for":[39,94],"reducing":[40],"cache":[41,49,63,81,135,152],"leakage.":[42,108],"Prior":[43],"works":[44],"attempt":[45],"to":[46,72,106,160],"reduce":[47,73],"by":[51,60,76],"predicting":[52],"Working":[53],"Set":[54],"Size(WSS)":[55],"applications":[58],"and":[59,84],"putting":[61],"some":[62,101,158],"portions":[64],"low":[66],"mode.":[68],"This":[69],"paper":[70],"aims":[71],"using":[77,124],"combination":[79],"bank":[82],"shutdown":[83],"way":[85],"shutdown.":[86,95],"banks":[88,97],"minimal":[90],"usages":[91],"are":[92,103],"candidates":[93],"In":[96,149],"average":[99,138,145],"usages,":[100],"ways":[102,159],"turned":[104],"off":[105],"save":[107],"To":[109],"mitigate":[110],"impact":[112],"smaller":[114],"set-size,":[115],"we":[116,155],"apply":[117],"associativity":[119],"management":[120],"technique.":[121],"Experimental":[122],"evaluation":[123],"full":[125],"system":[126],"simulation":[127],"on":[128],"4MB":[130],"8-way":[131],"set":[132],"associative":[133],"L2":[134],"gives":[136],"70%":[137],"savings":[139,146],"static":[141],"35%":[144],"EDP.":[148],"case":[150],"application's":[151],"demand":[153],"can":[156],"turn-on":[157],"maintain":[161],"performance.":[162]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}