{"id":"https://openalex.org/W2549524842","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753538","title":"Design of a multi-style and multi-frequency FPGA","display_name":"Design of a multi-style and multi-frequency FPGA","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2549524842","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753538","mag":"2549524842"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079660330","display_name":"Jotham Vaddaboina Manoranjan","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jotham Vaddaboina Manoranjan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Utah"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Utah","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045588421","display_name":"Solomon Surya Tej Mano Sajjan","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Solomon Surya Tej Mano Sajjan","raw_affiliation_strings":["University of Utah, Salt Lake City, UT, US"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, US","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003590486","display_name":"Vivek B. Gujari","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek B. Gujari","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Utah"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Utah","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113695022","display_name":"Kenneth S. Stevens","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth S. Stevens","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Utah"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Utah","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5079660330"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11734784,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9080370664596558},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8532884120941162},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7908562421798706},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6008771657943726},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5219846963882446},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.521771252155304},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.4731998145580292},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.463763952255249},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44924020767211914},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34149736166000366},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.08268997073173523},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06520053744316101}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9080370664596558},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8532884120941162},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7908562421798706},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6008771657943726},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5219846963882446},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.521771252155304},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.4731998145580292},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.463763952255249},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44924020767211914},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34149736166000366},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.08268997073173523},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06520053744316101},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6299999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1726603752","https://openalex.org/W1747959818","https://openalex.org/W1975165972","https://openalex.org/W1992956797","https://openalex.org/W2013954191","https://openalex.org/W2032692294","https://openalex.org/W2125198382","https://openalex.org/W2126172352","https://openalex.org/W2128189348","https://openalex.org/W2150872535","https://openalex.org/W2161901477","https://openalex.org/W2167251228","https://openalex.org/W2487142227","https://openalex.org/W2542856201","https://openalex.org/W4236249998","https://openalex.org/W6728630027"],"related_works":["https://openalex.org/W2378481815","https://openalex.org/W4243423627","https://openalex.org/W2363501999","https://openalex.org/W2085176118","https://openalex.org/W4294338060","https://openalex.org/W1491017262","https://openalex.org/W1494824878","https://openalex.org/W4297819361","https://openalex.org/W41235180","https://openalex.org/W2998132311"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"FPGA":[4,21,46,67],"architecture":[5,22],"capable":[6],"of":[7,55,72,80,87],"implementing":[8],"relative":[9],"timing":[10],"based":[11],"asynchronous":[12,26,60],"designs.":[13],"Modifications":[14],"are":[15],"made":[16],"to":[17,23,83],"a":[18,33,39,56,69,77,92],"traditional":[19],"synchronous":[20,36,85,94],"make":[24],"it":[25],"capable,":[27],"while":[28,74],"retaining":[29],"its":[30],"capability":[31],"as":[32],"fully":[34],"functional":[35],"FPGA.":[37,95],"Such":[38],"design":[40],"permits":[41],"multi-frequency":[42],"implementations.":[43],"A":[44],"test":[45],"fabric":[47],"is":[48],"developed":[49],"and":[50],"evaluated":[51],"with":[52],"the":[53,65,84,88],"implementation":[54],"MIPS":[57,61,89],"processor.":[58],"The":[59],"processor":[62],"implemented":[63,90],"on":[64,91],"designed":[66],"provides":[68],"performance":[70],"improvement":[71,79],"1.7\u00d7":[73],"also":[75],"providing":[76],"power":[78],"2.3\u00d7":[81],"compared":[82],"version":[86],"counterpart":[93]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}