{"id":"https://openalex.org/W2555661487","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753537","title":"Power-aware test optimization for core-based 3D-SOCs under TSV-constraints","display_name":"Power-aware test optimization for core-based 3D-SOCs under TSV-constraints","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2555661487","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753537","mag":"2555661487"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039922629","display_name":"Sabyasachee Banerjee","orcid":"https://orcid.org/0000-0001-8934-0391"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Sabyasachee Banerjee","raw_affiliation_strings":["Heritage Institute of Technology, Kolkata, West Bengal, IN"],"affiliations":[{"raw_affiliation_string":"Heritage Institute of Technology, Kolkata, West Bengal, IN","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033411778","display_name":"Subhashis Majumder","orcid":"https://orcid.org/0000-0002-0849-9016"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Subhashis Majumder","raw_affiliation_strings":["Department of Computer Science and Engineering, Heritage Institute of Technology, Kolkata, West Bengal"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Heritage Institute of Technology, Kolkata, West Bengal","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067730042","display_name":"Bhargab B. Bhattacharya","orcid":"https://orcid.org/0000-0002-5890-2483"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhargab B. Bhattacharya","raw_affiliation_strings":["Nanotechnology Research Triangle, Indian Statistical Institute, Kolkata, West Bengal"],"affiliations":[{"raw_affiliation_string":"Nanotechnology Research Triangle, Indian Statistical Institute, Kolkata, West Bengal","institution_ids":["https://openalex.org/I6498739"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039922629"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59551516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.7984224557876587},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.7842395305633545},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6202784180641174},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5746901035308838},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.559478759765625},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.541364312171936},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5305783152580261},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5226975679397583},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5040947198867798},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.49360835552215576},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4610769748687744},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43335726857185364},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25249993801116943},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24916166067123413}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.7984224557876587},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.7842395305633545},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6202784180641174},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5746901035308838},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.559478759765625},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.541364312171936},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5305783152580261},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5226975679397583},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5040947198867798},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.49360835552215576},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4610769748687744},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43335726857185364},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25249993801116943},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24916166067123413},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1566813303","https://openalex.org/W1963987929","https://openalex.org/W2017255835","https://openalex.org/W2022657006","https://openalex.org/W2103022917","https://openalex.org/W2104548962","https://openalex.org/W2105331022","https://openalex.org/W2120246395","https://openalex.org/W2125474840","https://openalex.org/W2135615172","https://openalex.org/W2162086806","https://openalex.org/W2169584262","https://openalex.org/W3136310872","https://openalex.org/W6654662905","https://openalex.org/W6676246538"],"related_works":["https://openalex.org/W2046459260","https://openalex.org/W2765830098","https://openalex.org/W2967463586","https://openalex.org/W2074679142","https://openalex.org/W1971989957","https://openalex.org/W2517338020","https://openalex.org/W2089540425","https://openalex.org/W3004013051","https://openalex.org/W2127843031","https://openalex.org/W2883146944"],"abstract_inverted_index":{"While":[0],"3D":[1],"chips":[2,40],"open":[3],"up":[4],"versatile":[5],"potentialities":[6],"in":[7,126,163],"compact":[8],"system":[9],"design,":[10],"they":[11],"pose":[12],"the":[13,17,33,46,60,72,76,82,87,93,99,102,109,168],"challenge":[14],"of":[15,22,32,48,55,79,86,104,111,167],"testing":[16],"composite":[18],"system,":[19],"which":[20],"consists":[21],"multiple":[23],"cores,":[24],"logic,":[25],"and":[26,51,59,64,84,113,136,153],"memory,":[27],"interconnected":[28],"across":[29],"different":[30],"layers":[31],"chip.":[34],"The":[35,143],"test":[36,66,106,134],"strategy":[37],"for":[38,69,123,165],"such":[39],"must":[41],"also":[42],"take":[43],"into":[44],"account":[45],"issues":[47],"inherent":[49],"power":[50,112,135],"thermal":[52],"constraints,":[53],"design":[54],"test-access":[56],"mechanism":[57],"(TAM),":[58],"decision":[61],"concerning":[62],"pre-bond":[63],"post-bond":[65,70,127],"choices.":[67],"Additionally,":[68],"testing,":[71],"constraints":[73,110,132],"imposed":[74],"by":[75],"limited":[77],"use":[78],"TSVs,":[80],"worsen":[81],"controllability":[83],"observability":[85],"cores":[88],"that":[89],"are":[90],"accessed":[91],"through":[92],"inter-layer":[94],"scan-paths.":[95],"Thus,":[96],"while":[97],"designing":[98],"TAM":[100,137],"architecture,":[101],"optimization":[103],"overall":[105],"time":[107],"under":[108],"TSV-count,":[114],"is":[115],"needed.":[116],"This":[117],"paper":[118],"presents":[119],"a":[120],"new":[121],"technique":[122],"test-time":[124,164],"reduction":[125,162],"core-based":[128],"3D-SOCs,":[129],"considering":[130],"certain":[131],"on":[133,141,156],"width":[138],"(i.e.,":[139],"bounds":[140],"TSVs).":[142],"proposed":[144],"algorithm":[145],"runs":[146],"much":[147],"faster":[148],"compared":[149],"to":[150],"prior":[151],"art,":[152],"our":[154],"results":[155],"several":[157],"ITC02":[158],"benchmarks":[159],"reveal":[160],"significant":[161],"most":[166],"cases.":[169]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}