{"id":"https://openalex.org/W2554938550","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753536","title":"Dynamic clock synchronization scheme between voltage domains in multi-core architecture","display_name":"Dynamic clock synchronization scheme between voltage domains in multi-core architecture","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2554938550","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753536","mag":"2554938550"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100368589","display_name":"Jaehyun Kim","orcid":"https://orcid.org/0000-0001-7039-9342"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jaehyun Kim","raw_affiliation_strings":["Dept. of ECE, Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043594476","display_name":"Ki\u2010Young Choi","orcid":"https://orcid.org/0000-0001-6138-6697"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiyoung Choi","raw_affiliation_strings":["Dept. of ECE, Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sangheon Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangheon Lee","raw_affiliation_strings":["Samsung Advanced Institute of Technology, Suwon, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Advanced Institute of Technology, Suwon, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109987997","display_name":"Soojung Ryu","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soojung Ryu","raw_affiliation_strings":["Samsung Advanced Institute of Technology, Suwon, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Advanced Institute of Technology, Suwon, Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100368589"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.32,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60294921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6312287449836731},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5988855361938477},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5672075152397156},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5458099246025085},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5421555638313293},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.49764326214790344},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.45495691895484924},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4463728666305542},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4453759491443634},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4446580410003662},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.426649808883667},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4239417016506195},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.4235067069530487},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.41480323672294617},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.30862003564834595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2402782440185547},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22565582394599915},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2229847013950348},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18425250053405762},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16668561100959778},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.1427476406097412},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10268184542655945},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.07795357704162598}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6312287449836731},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5988855361938477},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5672075152397156},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5458099246025085},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5421555638313293},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.49764326214790344},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.45495691895484924},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4463728666305542},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4453759491443634},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4446580410003662},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.426649808883667},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4239417016506195},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.4235067069530487},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.41480323672294617},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.30862003564834595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2402782440185547},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22565582394599915},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2229847013950348},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18425250053405762},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16668561100959778},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.1427476406097412},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10268184542655945},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.07795357704162598},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753536","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753536","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1998525920","https://openalex.org/W2034062945","https://openalex.org/W2060662610","https://openalex.org/W2065173340","https://openalex.org/W2097840688","https://openalex.org/W2136287172","https://openalex.org/W2145021036","https://openalex.org/W2168159483","https://openalex.org/W2169875292","https://openalex.org/W2170382128","https://openalex.org/W3209970425","https://openalex.org/W4238549726","https://openalex.org/W6680359527"],"related_works":["https://openalex.org/W2115980617","https://openalex.org/W2116514610","https://openalex.org/W2144282137","https://openalex.org/W1514283284","https://openalex.org/W2003180247","https://openalex.org/W2112814021","https://openalex.org/W2117814846","https://openalex.org/W2032549010","https://openalex.org/W3201048403","https://openalex.org/W2030360155"],"abstract_inverted_index":{"Using":[0],"independent":[1],"voltage":[2,42,79,96],"(and":[3],"frequency)":[4],"domains":[5],"for":[6],"cores":[7,22],"and":[8,23,40,114,170],"caches":[9,24],"allows":[10],"us":[11],"to":[12,50,64,88,108,125,177],"achieve":[13],"high":[14],"energy":[15,172],"efficiency":[16],"since":[17],"it":[18,31,60],"enables":[19],"operating":[20],"the":[21,38,46,55,65,90,121,127,134,138,144,151,162,178],"at":[25],"their":[26],"own":[27],"optimal":[28],"voltages.":[29],"However,":[30],"incurs":[32],"a":[33,71,83,98,110,115,141],"clock":[34,73,85,91,142],"synchronization":[35,74,163],"problem":[36],"between":[37,76,94],"core":[39],"cache":[41],"domains.":[43,80],"One":[44],"of":[45,103,140,150],"conventional":[47,179],"solutions":[48],"is":[49,146,156],"add":[51],"asynchronous":[52],"FIFOs":[53],"on":[54,174],"domain":[56],"crossing":[57],"boundary,":[58],"but":[59],"degrades":[61],"performance":[62],"due":[63],"increased":[66],"latency.":[67],"This":[68],"paper":[69],"presents":[70],"dynamic":[72],"scheme":[75,135],"two":[77,95],"different":[78],"It":[81],"uses":[82,120],"fast":[84],"phase":[86,92,122,145],"detector":[87,123],"monitor":[89],"difference":[93],"domains,":[97],"variable":[99,128],"delay":[100,106,112,129,139],"element":[101],"consisting":[102],"multiple-stage":[104],"thyristor-like":[105],"circuits":[107],"support":[109],"wide":[111],"range,":[113],"small":[116],"hardware":[117],"module":[118],"that":[119,149,159],"output":[124],"control":[126],"element.":[130],"In":[131],"this":[132],"way,":[133],"automatically":[136],"adjusts":[137],"until":[143],"aligned":[147],"with":[148],"other":[152],"clock.":[153],"Also":[154],"presented":[155],"an":[157],"algorithm":[158],"speeds":[160],"up":[161],"process.":[164],"Experimental":[165],"results":[166],"show":[167],"1.4\u00d7":[168],"speedup":[169],"13%":[171],"saving":[173],"average":[175],"compared":[176],"approach.":[180]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}