{"id":"https://openalex.org/W2550594528","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753535","title":"Power-efficient and slew-aware three dimensional gated clock tree synthesis","display_name":"Power-efficient and slew-aware three dimensional gated clock tree synthesis","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2550594528","doi":"https://doi.org/10.1109/vlsi-soc.2016.7753535","mag":"2550594528"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2016.7753535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036978288","display_name":"Minghao Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Minghao Lin","raw_affiliation_strings":["Production and Systems, Waseda University, Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Production and Systems, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089205282","display_name":"Heming Sun","orcid":"https://orcid.org/0000-0001-5583-4895"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Heming Sun","raw_affiliation_strings":["Production and Systems, Waseda University, Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Production and Systems, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103496033","display_name":"Shinji Kimura","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji Kimura","raw_affiliation_strings":["Production and Systems, Waseda University, Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Production and Systems, Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036978288"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.9313,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.78825746,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.658272922039032},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.638504683971405},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5948454737663269},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5160788893699646},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40486472845077515},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21742919087409973}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.658272922039032},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.638504683971405},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5948454737663269},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5160788893699646},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40486472845077515},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21742919087409973},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2016.7753535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2016.7753535","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1507707340","https://openalex.org/W1571059036","https://openalex.org/W1968636796","https://openalex.org/W1979936813","https://openalex.org/W2023981464","https://openalex.org/W2035957933","https://openalex.org/W2070451661","https://openalex.org/W2102089162","https://openalex.org/W2123953188","https://openalex.org/W2128876681","https://openalex.org/W2133867543","https://openalex.org/W2136047350","https://openalex.org/W2163273848","https://openalex.org/W3152392472","https://openalex.org/W4235746813","https://openalex.org/W6630243770"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4290802965","https://openalex.org/W97789383","https://openalex.org/W3087516072","https://openalex.org/W2727156679","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W4289406402","https://openalex.org/W2364071303","https://openalex.org/W1483053255"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"three":[4],"dimensional":[5],"(3D)":[6],"gated":[7,26,63],"clock":[8,29,66,90],"tree":[9,20,42,55,60,67],"synthesis":[10],"(CTS)":[11],"approach,":[12],"which":[13],"consists":[14],"of":[15],"two":[16],"steps:":[17],"1)":[18],"abstract":[19],"topology":[21,43],"generation;":[22],"and":[23,27,44,64,76,88],"2)":[24],"3D":[25,31,62,74],"buffered":[28,65],"routing.":[30],"Pair":[32],"Matching":[33],"(3D-PM)":[34],"algorithm":[35,49],"is":[36,50,69,86,92],"proposed":[37,47,73,102],"to":[38,52],"generate":[39,53],"the":[40,46,72,89,101,110],"initial":[41],"then":[45],"TSV-minimization":[48],"applied":[51],"TSV-aware":[54,59],"topology.":[56],"Based":[57],"on":[58],"topology,":[61],"routing":[68],"done":[70],"using":[71],"Gated":[75],"Buffered":[77],"Deferred-Merge":[78],"Embedding":[79],"(3D-GB-DME)":[80],"algorithm.":[81],"The":[82],"slew":[83],"constraint":[84],"satisfaction":[85],"considered":[87],"skew":[91],"minimized":[93],"in":[94],"our":[95],"approach.":[96],"Experimental":[97],"results":[98],"show":[99],"that":[100],"method":[103],"achieves":[104],"29.11%":[105],"power":[106],"reduction":[107],"compared":[108],"with":[109],"state-of-the-art":[111],"2D":[112],"work.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}