{"id":"https://openalex.org/W1953929790","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314436","title":"Fast global interconnnect driven 3D floorplanning","display_name":"Fast global interconnnect driven 3D floorplanning","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1953929790","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314436","mag":"1953929790"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314436","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314436","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081130049","display_name":"Artur Quiring","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Artur Quiring","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany","Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010238994","display_name":"Markus Olbrich","orcid":"https://orcid.org/0000-0001-9851-5982"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Olbrich","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany","Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057367287","display_name":"Erich Barke","orcid":"https://orcid.org/0000-0001-5744-2940"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erich Barke","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany","Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Germany","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4017,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.66793718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"25","issue":null,"first_page":"313","last_page":"318"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9815123081207275},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7268300652503967},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.7104870676994324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6215893626213074},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5478951930999756},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5389898419380188},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5004334449768066},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.45076048374176025},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43383365869522095},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4112752676010132},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.40838804841041565},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.39470210671424866},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3864206075668335},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2538541555404663},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2368328869342804},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20932570099830627},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11908760666847229},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08890187740325928}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9815123081207275},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7268300652503967},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.7104870676994324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6215893626213074},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5478951930999756},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5389898419380188},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5004334449768066},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.45076048374176025},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43383365869522095},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4112752676010132},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.40838804841041565},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.39470210671424866},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3864206075668335},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2538541555404663},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2368328869342804},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20932570099830627},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11908760666847229},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08890187740325928},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314436","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314436","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1939710494","https://openalex.org/W1972630917","https://openalex.org/W1977384983","https://openalex.org/W2014328192","https://openalex.org/W2048927144","https://openalex.org/W2063885103","https://openalex.org/W2082029044","https://openalex.org/W2100740271","https://openalex.org/W2109826730","https://openalex.org/W2114772983","https://openalex.org/W2125232865","https://openalex.org/W2125831674","https://openalex.org/W2133679891","https://openalex.org/W2136912539","https://openalex.org/W2152965341","https://openalex.org/W4234844534","https://openalex.org/W4239762809","https://openalex.org/W6640655459","https://openalex.org/W6644585841","https://openalex.org/W6679784467"],"related_works":["https://openalex.org/W1965050610","https://openalex.org/W1990789187","https://openalex.org/W2115502122","https://openalex.org/W2994788014","https://openalex.org/W2809933636","https://openalex.org/W4249576260","https://openalex.org/W2074570708","https://openalex.org/W1541633348","https://openalex.org/W4388721364","https://openalex.org/W2138401961"],"abstract_inverted_index":{"Reduction":[0],"of":[1,7,12,18,112],"interconnect":[2,54,66],"length":[3],"and":[4,10,71,99],"thus":[5],"reduction":[6],"power":[8],"dissipation,":[9],"improvement":[11],"chip-performance":[13],"is":[14,43,81],"a":[15,51,97],"key":[16],"benefit":[17],"three-dimensional":[19],"integrated":[20],"circuits":[21],"(3D":[22],"ICs).":[23],"However,":[24],"to":[25],"profit":[26],"from":[27,60],"3D,":[28],"carefully":[29],"planning":[30],"global":[31,53,65],"interconnects":[32],"(e.g.":[33],"buses":[34],"or":[35],"wide":[36],"IO)":[37],"already":[38],"at":[39],"the":[40,93,110],"floorplanning":[41],"stage":[42],"very":[44],"important.":[45],"To":[46],"this":[47],"end,":[48],"we":[49,86],"present":[50],"new":[52],"driven":[55],"3D":[56,78,101],"floorplanner":[57],"which,":[58],"different":[59],"previous":[61],"work,":[62],"simultaneously":[63],"optimizes":[64],"routes,":[67],"performs":[68],"TSV":[69],"placement,":[70],"accounts":[72],"for":[73],"fixed-outline":[74],"floorplanning.":[75],"For":[76],"our":[77,113],"floorplanner,":[79],"which":[80],"based":[82],"on":[83,106],"Simulated":[84],"Annealing,":[85],"introduce":[87],"an":[88],"approach":[89],"that":[90],"efficiently":[91],"guides":[92],"optimization":[94],"process":[95],"towards":[96],"valid":[98],"low-cost":[100],"floorplan":[102],"solution.":[103],"Experimental":[104],"results":[105],"GSRC":[107],"benchmarks":[108],"demonstrate":[109],"efficiency":[111],"tool.":[114]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}