{"id":"https://openalex.org/W1918879823","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314435","title":"A generic clock controller for low power systems: Experimentation on an AXI bus","display_name":"A generic clock controller for low power systems: Experimentation on an AXI bus","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1918879823","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314435","mag":"1918879823"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045809564","display_name":"Chadi Al Khatib","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Chadi Al Khatib","raw_affiliation_strings":["CNRS, TIMA, Grenoble, France","TIMA, Univ. Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CNRS, TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029925848","display_name":"Claire Aupetit","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Claire Aupetit","raw_affiliation_strings":["CNRS, TIMA, Grenoble, France","TIMA, Univ. Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CNRS, TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022917857","display_name":"Cyril Chevalier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Cyril Chevalier","raw_affiliation_strings":["STMicroelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113522566","display_name":"Chouki Aktouf","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chouki Aktouf","raw_affiliation_strings":["DeFacto Technologies, Moirans"],"affiliations":[{"raw_affiliation_string":"DeFacto Technologies, Moirans","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110936990","display_name":"Gilles Sicard","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Gilles Sicard","raw_affiliation_strings":["CNRS, TIMA, Grenoble, France","TIMA, Univ. Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CNRS, TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Laurent Fesquet","raw_affiliation_strings":["CNRS, TIMA, Grenoble, France","TIMA, Univ. Grenoble Alpes, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CNRS, TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"TIMA, Univ. Grenoble Alpes, Grenoble, France","institution_ids":["https://openalex.org/I4210087012","https://openalex.org/I899635006"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5045809564"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I899635006","https://openalex.org/I4210087012"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.04792306,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"32","issue":null,"first_page":"307","last_page":"312"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.661094069480896},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6239478588104248},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5307165384292603},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5246430039405823},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5146046876907349},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48804083466529846},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.47639980912208557},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3971291780471802},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.260577917098999},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1990656554698944},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14489483833312988}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.661094069480896},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6239478588104248},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5307165384292603},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5246430039405823},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5146046876907349},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48804083466529846},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.47639980912208557},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3971291780471802},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.260577917098999},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1990656554698944},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14489483833312988},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314435","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314435","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320336663","display_name":"Center for Innovative Medicine","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W1546435617","https://openalex.org/W2082236094","https://openalex.org/W2104687104","https://openalex.org/W2106078580","https://openalex.org/W2117897741","https://openalex.org/W2139349254","https://openalex.org/W2150872535","https://openalex.org/W2172021740","https://openalex.org/W4240150272"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W3014521742","https://openalex.org/W2155261584","https://openalex.org/W2584231425","https://openalex.org/W2150611273","https://openalex.org/W4207086172","https://openalex.org/W2042919702","https://openalex.org/W2617868873","https://openalex.org/W4225981436","https://openalex.org/W2156185805"],"abstract_inverted_index":{"Today,":[0],"high":[1],"performance":[2,74],"and":[3,37],"low":[4],"power":[5,48,71],"consumption":[6,49,72],"are":[7,24,35],"important":[8,40],"requirements":[9],"for":[10,42,98],"the":[11,30,47,70,84,87,110],"embedded":[12],"SoCs.":[13],"The":[14,80],"variation":[15],"in":[16],"transistors":[17,23],"characteristics":[18],"is":[19],"increasing":[20],"as":[21,96],"CMOS":[22],"scaled":[25],"to":[26,67],"nanometer":[27],"sizes.":[28],"Indeed,":[29],"MIPS":[31],"per":[32],"Watt":[33],"ratio":[34],"more":[36,38],"an":[39,63,77],"requirement":[41],"digital":[43],"systems.":[44],"This":[45,55,90],"makes":[46],"constraint":[50],"a":[51,58],"relevant":[52],"design":[53],"criterion.":[54],"paper":[56],"illustrates":[57],"new":[59,91],"architecture":[60],"based":[61,100],"on":[62,76,101,109],"asynchronous":[64],"approach":[65],"able":[66],"easily":[68],"reduce":[69],"without":[73],"degradation":[75],"existing":[78],"design.":[79],"evaluation":[81],"results":[82],"demonstrate":[83],"effectiveness":[85],"of":[86],"proposed":[88],"technique.":[89],"technique":[92],"can":[93],"be":[94],"considered":[95],"generic":[97],"systems":[99],"busses":[102],"or":[103],"NoCs.":[104],"Experimentation":[105],"has":[106],"been":[107],"done":[108],"industrial":[111],"AXI":[112],"bus.":[113]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}