{"id":"https://openalex.org/W1913226629","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314430","title":"Efficient signature-based sub-circuit matching","display_name":"Efficient signature-based sub-circuit matching","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1913226629","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314430","mag":"1913226629"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053471252","display_name":"Amir Masoud Gharehbaghi","orcid":"https://orcid.org/0000-0002-0451-221X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Amir Masoud Gharehbaghi","raw_affiliation_strings":["Dept. of Electrical Engineering and Information Systems, The University of Tokyo Tokyo, JAPAN","Dept. of Electrical Engineering and Information Systems, The University of Tokyo, JAPAN 113-0032"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo Tokyo, JAPAN","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo, JAPAN 113-0032","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center, The University of Tokyo Tokyo, JAPAN","VLSI Design and Education Center, The University of Tokyo, JAPAN 113-0032"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo Tokyo, JAPAN","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo, JAPAN 113-0032","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053471252"],"corresponding_institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.646,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67991349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"51","issue":null,"first_page":"280","last_page":"285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signature","display_name":"Signature (topology)","score":0.8412226438522339},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.7070541977882385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6726291179656982},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6669102311134338},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5406218767166138},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5364798307418823},{"id":"https://openalex.org/keywords/3-dimensional-matching","display_name":"3-dimensional matching","score":0.5062931776046753},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5047413110733032},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.48542699217796326},{"id":"https://openalex.org/keywords/pattern-matching","display_name":"Pattern matching","score":0.47360754013061523},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.4307844638824463},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3688884973526001},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.2550315260887146},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2414986491203308},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17183297872543335},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10402101278305054}],"concepts":[{"id":"https://openalex.org/C2779696439","wikidata":"https://www.wikidata.org/wiki/Q7512811","display_name":"Signature (topology)","level":2,"score":0.8412226438522339},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.7070541977882385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6726291179656982},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6669102311134338},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5406218767166138},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5364798307418823},{"id":"https://openalex.org/C72545166","wikidata":"https://www.wikidata.org/wiki/Q10866593","display_name":"3-dimensional matching","level":4,"score":0.5062931776046753},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5047413110733032},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.48542699217796326},{"id":"https://openalex.org/C68859911","wikidata":"https://www.wikidata.org/wiki/Q1503724","display_name":"Pattern matching","level":2,"score":0.47360754013061523},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4307844638824463},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3688884973526001},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.2550315260887146},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2414986491203308},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17183297872543335},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10402101278305054},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C197657726","wikidata":"https://www.wikidata.org/wiki/Q174733","display_name":"Bipartite graph","level":3,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314430","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314430","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2044251157","https://openalex.org/W2103215043","https://openalex.org/W2114722319","https://openalex.org/W2134152592"],"related_works":["https://openalex.org/W2257399947","https://openalex.org/W2463015608","https://openalex.org/W1985916982","https://openalex.org/W1913226629","https://openalex.org/W2616198066","https://openalex.org/W1799952388","https://openalex.org/W3217252310","https://openalex.org/W2039942537","https://openalex.org/W3210429500","https://openalex.org/W2018481847"],"abstract_inverted_index":{"We":[0,10],"introduce":[1],"a":[2,13,97],"new":[3],"approach":[4],"for":[5,32],"circuit":[6,25,34,41],"matching":[7,54,76,103],"using":[8],"signatures.":[9],"have":[11],"introduced":[12],"signature":[14,31,45],"based":[15,104],"on":[16,62],"the":[17,20,30,40,47,53,74,100,107,110],"topology":[18],"of":[19,23,93,99,109],"fanin":[21],"cone":[22],"each":[24,33],"element.":[26,35],"First,":[27],"we":[28,37,51],"generate":[29],"Then,":[36],"find":[38,73],"all":[39],"elements":[42],"with":[43],"unique":[44],"among":[46],"given":[48],"circuits.":[49],"Finally,":[50],"expand":[52],"area":[55,112],"by":[56],"our":[57,68,86],"expansion":[58],"rules.":[59],"Our":[60],"experiments":[61],"IWLS2005":[63],"benchmark":[64],"suite":[65],"show":[66],"that":[67],"method":[69,87],"is":[70,88,113],"able":[71],"to":[72],"perfect":[75],"between":[77],"two":[78],"160,000-gate":[79],"IP":[80],"in":[81],"43":[82],"minutes.":[83],"In":[84],"addition,":[85],"more":[89,114],"than":[90,96,115],"one":[91],"order":[92],"magnitude":[94],"faster":[95],"state":[98],"art":[101],"graph":[102],"approach,":[105],"while":[106],"size":[108],"matched":[111],"30%":[116],"larger.":[117]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}