{"id":"https://openalex.org/W1919141920","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314429","title":"Design and analysis of search algorithms for lower power consumption and faster convergence of DAC input of SAR-ADC in 65nm CMOS","display_name":"Design and analysis of search algorithms for lower power consumption and faster convergence of DAC input of SAR-ADC in 65nm CMOS","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1919141920","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314429","mag":"1919141920"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032717712","display_name":"Ananthanarayanan Parthasarathy","orcid":null},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ananthanarayanan Parthasarathy","raw_affiliation_strings":["Department of EE, Stanford University, CA, USA","Dept. of EE, Stanford Univ., CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of EE, Stanford University, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Dept. of EE, Stanford Univ., CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032717712"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.04247618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"55","issue":null,"first_page":"274","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7455025911331177},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6789523363113403},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6551666855812073},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.6352328062057495},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5800760984420776},{"id":"https://openalex.org/keywords/convergence","display_name":"Convergence (economics)","score":0.5356326699256897},{"id":"https://openalex.org/keywords/binary-search-algorithm","display_name":"Binary search algorithm","score":0.43955305218696594},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.417540967464447},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3218805491924286},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31055063009262085},{"id":"https://openalex.org/keywords/search-algorithm","display_name":"Search algorithm","score":0.27905964851379395},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22701367735862732},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2169722318649292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17492157220840454},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15791010856628418}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7455025911331177},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6789523363113403},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6551666855812073},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.6352328062057495},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5800760984420776},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.5356326699256897},{"id":"https://openalex.org/C121610932","wikidata":"https://www.wikidata.org/wiki/Q243754","display_name":"Binary search algorithm","level":3,"score":0.43955305218696594},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.417540967464447},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3218805491924286},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31055063009262085},{"id":"https://openalex.org/C125583679","wikidata":"https://www.wikidata.org/wiki/Q755673","display_name":"Search algorithm","level":2,"score":0.27905964851379395},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22701367735862732},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2169722318649292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17492157220840454},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15791010856628418},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1979798093","https://openalex.org/W2071366656","https://openalex.org/W2101004723","https://openalex.org/W2105766725","https://openalex.org/W2109190350","https://openalex.org/W2118787716","https://openalex.org/W2120783328","https://openalex.org/W2125477176","https://openalex.org/W2156253847","https://openalex.org/W6678467642"],"related_works":["https://openalex.org/W2914701507","https://openalex.org/W2905521207","https://openalex.org/W2168717468","https://openalex.org/W2161345192","https://openalex.org/W2783221760","https://openalex.org/W3156142317","https://openalex.org/W4292071990","https://openalex.org/W3216962587","https://openalex.org/W169064491","https://openalex.org/W4224994410"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,77,94,113],"new":[3],"approach":[4],"in":[5,99],"reducing":[6],"the":[7,11,22,26,34,69,105,109],"power":[8],"consumption":[9],"of":[10,25,33,68,84,108],"Successive":[12],"approximation":[13],"register":[14],"Analog":[15,29],"to":[16,28],"Digital":[17,27],"Converter":[18],"(SAR-ADC)":[19],"by":[20],"changing":[21],"convergence":[23,67],"algorithm":[24,55,60,98],"converter":[30],"(DAC)":[31],"input":[32],"SAR-ADC.":[35],"Different":[36],"search":[37,42,46],"algorithms":[38],"such":[39],"as":[40],"binary":[41,45],"tree,":[43],"moving":[44,58,96],"tree":[47],"(BST),":[48],"least":[49],"significant":[50],"bit":[51,81],"shifter":[52],"(LSB),":[53],"adaptive":[54],"and":[56,63],"split-register":[57],"BST":[59,97],"are":[61],"designed":[62],"analyzed":[64],"for":[65],"faster":[66],"DAC":[70],"input.":[71],"In":[72],"this":[73],"paper,":[74],"we":[75],"design":[76],"0.8":[78],"GS/s,":[79],"8":[80],"(Effective":[82],"number":[83],"bits":[85],"(ENOB)":[86],"-":[87],"7.42),":[88],"8.352":[89],"mW":[90],"SAR":[91],"ADC":[92],"with":[93,112],"proposed":[95],"65nm":[100],"CMOS":[101],"which":[102],"ranks":[103],"amongst":[104],"current":[106],"state":[107],"art":[110],"ADCs":[111],"FOM":[114],"65.25fJ/step.":[115]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}