{"id":"https://openalex.org/W1901827559","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314426","title":"Trace signal selection methods for post silicon debugging","display_name":"Trace signal selection methods for post silicon debugging","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1901827559","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314426","mag":"1901827559"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056074878","display_name":"Shridhar Choudhary","orcid":null},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Shridhar Choudhary","raw_affiliation_strings":["Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, JAPAN","Dept. of Electrical Engineering and Information systems, The University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, JAPAN","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Information systems, The University of Tokyo, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053471252","display_name":"Amir Masoud Gharehbaghi","orcid":"https://orcid.org/0000-0002-0451-221X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Amir Masoud Gharehbaghi","raw_affiliation_strings":["Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, JAPAN","Dept. of Electrical Engineering and Information systems, The University of Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, JAPAN","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]},{"raw_affiliation_string":"Dept. of Electrical Engineering and Information systems, The University of Tokyo, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054079223","display_name":"Takeshi Matsumoto","orcid":"https://orcid.org/0000-0002-1517-0761"},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I99501251","display_name":"National Institute Of Technology, Ishikawa College","ror":"https://ror.org/011srkg41","country_code":"JP","type":"education","lineage":["https://openalex.org/I99501251"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Matsumoto","raw_affiliation_strings":["Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, JAPAN","Ishikawa National College of Technology, Japan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, JAPAN","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]},{"raw_affiliation_string":"Ishikawa National College of Technology, Japan","institution_ids":["https://openalex.org/I99501251"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]},{"id":"https://openalex.org/I99501251","display_name":"National Institute Of Technology, Ishikawa College","ror":"https://ror.org/011srkg41","country_code":"JP","type":"education","lineage":["https://openalex.org/I99501251"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["Ishikawa National College of Technology, Ishikawa, JAPAN","[VLSI Design and Education Center, The University of Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"Ishikawa National College of Technology, Ishikawa, JAPAN","institution_ids":["https://openalex.org/I99501251"]},{"raw_affiliation_string":"[VLSI Design and Education Center, The University of Tokyo, Japan]","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056074878"],"corresponding_institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":1.2919,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.79435884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"28","issue":null,"first_page":"258","last_page":"263"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8892225027084351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8096824884414673},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.7520237565040588},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.6735860109329224},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6430841684341431},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5743290185928345},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.551875650882721},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5348208546638489},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.47047144174575806},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4640810489654541},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3327580988407135},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1176348328590393},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10772010684013367},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10276943445205688}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8892225027084351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8096824884414673},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.7520237565040588},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.6735860109329224},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6430841684341431},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5743290185928345},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.551875650882721},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5348208546638489},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.47047144174575806},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4640810489654541},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3327580988407135},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1176348328590393},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10772010684013367},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10276943445205688},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1965393470","https://openalex.org/W2042191662","https://openalex.org/W2073959292","https://openalex.org/W2088256110","https://openalex.org/W2116758077","https://openalex.org/W2123205813","https://openalex.org/W2141207024","https://openalex.org/W2141261568","https://openalex.org/W2145913625","https://openalex.org/W2148960378","https://openalex.org/W2169514898","https://openalex.org/W3139542001","https://openalex.org/W3143275871","https://openalex.org/W4237135760","https://openalex.org/W6680935482"],"related_works":["https://openalex.org/W4315697128","https://openalex.org/W4321442002","https://openalex.org/W4382323155","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2543101158","https://openalex.org/W1569638199","https://openalex.org/W4292794827","https://openalex.org/W4224939635"],"abstract_inverted_index":{"In":[0,85],"post-silicon":[1],"debugging,":[2],"only":[3],"a":[4,48,90,113],"limited":[5],"number":[6,56],"of":[7,36,50,57,116,125],"states":[8,31],"(flip-flops)":[9],"can":[10,33,136],"be":[11,108],"traced,":[12],"due":[13],"to":[14,28,45,96,107],"the":[15,30,37,55,72,98,102,117,132,138],"area":[16],"overhead":[17],"that":[18,43,63,94,104,119],"is":[19,26,120],"introduced":[20],"by":[21,100],"trace":[22],"buffers.":[23],"Therefore,":[24],"it":[25],"important":[27],"select":[29,47],"which":[32,53],"restore":[34],"most":[35],"other":[38],"states.":[39],"There":[40],"exist":[41],"researches":[42],"try":[44],"heuristically":[46],"set":[49],"flip-flops":[51],"(FFs)":[52],"maximizes":[54],"restored":[58],"FFs.":[59],"We":[60],"first":[61],"show":[62],"those":[64],"existing":[65],"works":[66],"are":[67,105],"not":[68,79],"so":[69],"robust,":[70],"as":[71],"cost":[73],"functions":[74],"used":[75],"for":[76,146],"selections":[77],"do":[78],"work":[80],"well":[81],"in":[82],"some":[83],"cases.":[84],"this":[86],"paper,":[87],"we":[88,111,135],"introduce":[89,112],"new":[91],"signal":[92,139],"selection":[93,99,140],"tries":[95],"improve":[97,137],"swapping":[101],"FFs":[103],"going":[106],"traced.":[109],"Furthermore,":[110],"hardware":[114],"implementation":[115],"method":[118],"more":[121],"than":[122,128],"3":[123],"orders":[124],"magnitude":[126],"faster":[127],"software-based":[129],"swapping.":[130],"With":[131],"proposed":[133],"methods,":[134],"and":[141],"get":[142],"consistent":[143],"results":[144],"even":[145],"large":[147],"circuits.":[148]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}