{"id":"https://openalex.org/W1960014238","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314400","title":"Design space exploration of row buffer architecture for phase change memory with LPDDR2-NVM interface","display_name":"Design space exploration of row buffer architecture for phase change memory with LPDDR2-NVM interface","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1960014238","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314400","mag":"1960014238"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100618955","display_name":"Jaehyun Park","orcid":"https://orcid.org/0000-0002-2276-4998"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jaehyun Park","raw_affiliation_strings":["Dept. of EECS, Seoul National University","[Department of EECS, Seoul National University, South Korea]"],"affiliations":[{"raw_affiliation_string":"Dept. of EECS, Seoul National University","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Department of EECS, Seoul National University, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027360324","display_name":"Donghwa Shin","orcid":"https://orcid.org/0000-0002-7554-6062"},"institutions":[{"id":"https://openalex.org/I55240360","display_name":"Yeungnam University","ror":"https://ror.org/05yc6p159","country_code":"KR","type":"education","lineage":["https://openalex.org/I55240360"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Donghwa Shin","raw_affiliation_strings":["Dept. of Computer Engineering, Yeungnam University","Dept. of Computer Engineering, Yeungnam University, Gyeongsangbuk-do, South Korea"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Yeungnam University","institution_ids":["https://openalex.org/I55240360"]},{"raw_affiliation_string":"Dept. of Computer Engineering, Yeungnam University, Gyeongsangbuk-do, South Korea","institution_ids":["https://openalex.org/I55240360"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054714238","display_name":"Hyung Gyu Lee","orcid":"https://orcid.org/0000-0003-2596-7130"},"institutions":[{"id":"https://openalex.org/I9323808","display_name":"Daegu University","ror":"https://ror.org/01zqccq48","country_code":"KR","type":"education","lineage":["https://openalex.org/I9323808"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyung Gyu Lee","raw_affiliation_strings":["School of CCE, Daegu University","School of CCE, Daegu University, Gyeongsangbuk-do, South Korea"],"affiliations":[{"raw_affiliation_string":"School of CCE, Daegu University","institution_ids":["https://openalex.org/I9323808"]},{"raw_affiliation_string":"School of CCE, Daegu University, Gyeongsangbuk-do, South Korea","institution_ids":["https://openalex.org/I9323808"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100618955"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58177886,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"104","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11315","display_name":"Phase-change materials and chalcogenides","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.8117191791534424},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7737981081008911},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6979190111160278},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6294363141059875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5199567079544067},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.499727725982666},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4960838258266449},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4499932825565338},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3261425495147705},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3206748366355896},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3023250997066498},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11191952228546143},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.0987655520439148},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07116121053695679}],"concepts":[{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.8117191791534424},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7737981081008911},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6979190111160278},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6294363141059875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5199567079544067},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.499727725982666},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4960838258266449},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4499932825565338},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3261425495147705},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3206748366355896},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3023250997066498},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11191952228546143},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0987655520439148},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07116121053695679},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314400","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314400","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1987201308","https://openalex.org/W2001217269","https://openalex.org/W2010795939","https://openalex.org/W2040976559","https://openalex.org/W2041815599","https://openalex.org/W2048588974","https://openalex.org/W2102449048","https://openalex.org/W2120635877","https://openalex.org/W2169875292","https://openalex.org/W2185294210","https://openalex.org/W6660778682","https://openalex.org/W6686383297"],"related_works":["https://openalex.org/W4214773815","https://openalex.org/W3204477689","https://openalex.org/W4205208341","https://openalex.org/W2106019019","https://openalex.org/W2068001396","https://openalex.org/W2154560316","https://openalex.org/W2115850564","https://openalex.org/W2105031241","https://openalex.org/W2001585562","https://openalex.org/W3089109564"],"abstract_inverted_index":{"Phase":[0],"change":[1],"memory":[2,120],"(PCM)":[3],"is":[4,67,122],"an":[5,49,57],"attractive":[6],"candidate":[7],"for":[8],"the":[9,43,54,71,91,100,108,139,148,151,174],"future":[10],"memory,":[11],"but":[12],"it":[13],"still":[14],"has":[15,32],"several":[16],"limitations":[17],"to":[18,35,90,170],"overcome":[19],"such":[20],"as":[21],"write":[22],"latency":[23],"and":[24,129,133,146],"long-term":[25],"endurance.":[26],"A":[27],"large":[28],"body":[29],"of":[30,42,53,73,86,103,115,126,131,153],"literature":[31],"been":[33],"dedicated":[34],"solving":[36],"these":[37,76],"problems.":[38],"However,":[39],"almost":[40],"all":[41],"previous":[44],"studies":[45],"did":[46],"not":[47],"consider":[48],"important":[50],"practical":[51],"aspect":[52],"PCM":[55,75,109,145],"-":[56],"interface.":[58,94,112],"The":[59,78,113,156],"LPDDR2-NVM":[60,79,111],"standard":[61,80],"interface":[62],"recently":[63],"introduced":[64],"by":[65,70],"JEDEC":[66],"widely":[68],"adopted":[69],"manufacturers":[72],"commercial":[74],"days.":[77],"allows":[81],"a":[82,161],"more":[83],"flexible":[84],"use":[85,138],"row":[87,104,116,163],"buffers":[88],"compared":[89],"conventional":[92],"DRAM":[93],"In":[95],"this":[96],"paper,":[97],"we":[98],"explore":[99],"design":[101],"space":[102],"buffer":[105,117,164],"architecture":[106,118,165],"in":[107,124],"with":[110],"effect":[114],"on":[119],"performance":[121,168],"investigated":[123],"terms":[125],"unit":[127],"size":[128],"number":[130],"RDBs,":[132],"its":[134],"management":[135],"policy.":[136],"We":[137],"timing":[140],"parameters":[141],"from":[142,150],"industry":[143],"prototype":[144],"analyze":[147],"result":[149],"perspective":[152],"Pareto's":[154],"optimum.":[155],"experimental":[157],"results":[158],"show":[159],"that":[160],"properly-designed":[162],"enhances":[166],"system-level":[167],"up":[169],"44.2%":[171],"even":[172],"at":[173],"same":[175],"cost.":[176]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}