{"id":"https://openalex.org/W1953872554","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314399","title":"Prefetch-based dynamic row buffer management for LPDDR2-NVM devices","display_name":"Prefetch-based dynamic row buffer management for LPDDR2-NVM devices","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1953872554","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314399","mag":"1953872554"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100618955","display_name":"Jaehyun Park","orcid":"https://orcid.org/0000-0002-2276-4998"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaehyun Park","raw_affiliation_strings":["Dept. of EECS, Seoul National University","[Department of EECS, Seoul National University, South Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of EECS, Seoul National University","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"[Department of EECS, Seoul National University, South Korea]","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027360324","display_name":"Donghwa Shin","orcid":"https://orcid.org/0000-0002-7554-6062"},"institutions":[{"id":"https://openalex.org/I55240360","display_name":"Yeungnam University","ror":"https://ror.org/05yc6p159","country_code":"KR","type":"education","lineage":["https://openalex.org/I55240360"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Donghwa Shin","raw_affiliation_strings":["Dept. of Computer Engineering, Yeungnam University","Dept. of Computer Engineering, Yeungnam University, Gyeongsangbuk-do, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Yeungnam University","institution_ids":["https://openalex.org/I55240360"]},{"raw_affiliation_string":"Dept. of Computer Engineering, Yeungnam University, Gyeongsangbuk-do, South Korea","institution_ids":["https://openalex.org/I55240360"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054714238","display_name":"Hyung Gyu Lee","orcid":"https://orcid.org/0000-0003-2596-7130"},"institutions":[{"id":"https://openalex.org/I9323808","display_name":"Daegu University","ror":"https://ror.org/01zqccq48","country_code":"KR","type":"education","lineage":["https://openalex.org/I9323808"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyung Gyu Lee","raw_affiliation_strings":["School of CCE Daegu University","School of CCE, Daegu University, Gyeongsangbuk-do, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of CCE Daegu University","institution_ids":[]},{"raw_affiliation_string":"School of CCE, Daegu University, Gyeongsangbuk-do, South Korea","institution_ids":["https://openalex.org/I9323808"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4082,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.510551,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"98","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.9663509726524353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.691805899143219},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6557806730270386},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.6471593379974365},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5654112100601196},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5609139204025269},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.520687460899353},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.485416978597641},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.4302777945995331},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40128564834594727},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.27481451630592346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20370319485664368},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16089513897895813},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1255778968334198},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.09392961859703064},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.07408469915390015}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.9663509726524353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.691805899143219},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6557806730270386},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.6471593379974365},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5654112100601196},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5609139204025269},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.520687460899353},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.485416978597641},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.4302777945995331},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40128564834594727},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.27481451630592346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20370319485664368},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16089513897895813},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1255778968334198},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.09392961859703064},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.07408469915390015},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314399","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314399","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1987201308","https://openalex.org/W2001217269","https://openalex.org/W2002364347","https://openalex.org/W2010795939","https://openalex.org/W2025328804","https://openalex.org/W2048588974","https://openalex.org/W2102449048","https://openalex.org/W2117139173","https://openalex.org/W2120635877","https://openalex.org/W2169875292","https://openalex.org/W2185294210","https://openalex.org/W6686383297"],"related_works":["https://openalex.org/W2550153070","https://openalex.org/W2137344465","https://openalex.org/W1983958623","https://openalex.org/W2541696051","https://openalex.org/W2078067390","https://openalex.org/W2110321764","https://openalex.org/W2162174949","https://openalex.org/W4254007354","https://openalex.org/W2100409099","https://openalex.org/W2178010602"],"abstract_inverted_index":{"LPDDR2-NVM":[0,46],"has":[1,24],"been":[2,25],"announced":[3],"as":[4,16],"an":[5],"industry":[6],"standard":[7,22],"to":[8,80],"efficiently":[9],"interface":[10,23],"with":[11,51,59,84,89],"non-volatile":[12],"memory":[13,19,77],"devices":[14,47,67],"such":[15],"phase":[17],"change":[18],"(PCM).":[20],"This":[21],"adopted":[26],"in":[27],"most":[28],"commercial":[29,65],"PCM":[30,66],"devices.":[31],"In":[32],"this":[33],"paper,":[34],"we":[35],"devise":[36],"a":[37],"prefetch-based":[38],"dynamic":[39],"row":[40],"buffer":[41],"management":[42],"that":[43,69],"targets":[44],"the":[45,63,70,74,85],"for":[48],"enhancing":[49],"performance":[50,75],"almost":[52],"negligible":[53],"implementation":[54],"overhead.":[55],"Our":[56],"extensive":[57],"simulations":[58],"timing":[60],"parameters":[61],"from":[62],"industry's":[64],"demonstrate":[68],"proposed":[71],"method":[72],"enhances":[73],"of":[76],"systems":[78],"up":[79],"11.3%":[81],"when":[82],"compared":[83],"static":[86],"optimum":[87],"configuration":[88],"fairly":[90],"low-cost":[91],"overheads.":[92]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}