{"id":"https://openalex.org/W1900357085","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314398","title":"Non-volatile memories in FPGAs: Exploiting logic similarity to accelerate reconfiguration and increase programming cycles","display_name":"Non-volatile memories in FPGAs: Exploiting logic similarity to accelerate reconfiguration and increase programming cycles","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1900357085","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314398","mag":"1900357085"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000876494","display_name":"Yuan Xue","orcid":"https://orcid.org/0000-0002-5518-165X"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yuan Xue","raw_affiliation_strings":["Department of Electrical and Computer Eng., University of Delaware, Newark, USA","Department of Electrical and Computer Engineering  University of Delaware  Newark 19716  USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Eng., University of Delaware, Newark, USA","institution_ids":["https://openalex.org/I86501945"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering  University of Delaware  Newark 19716  USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084074589","display_name":"Patrick Cronin","orcid":"https://orcid.org/0000-0003-2091-4830"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Cronin","raw_affiliation_strings":["Department of Electrical and Computer Eng., University of Delaware, Newark, USA","Department of Electrical and Computer Engineering  University of Delaware  Newark 19716  USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Eng., University of Delaware, Newark, USA","institution_ids":["https://openalex.org/I86501945"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering  University of Delaware  Newark 19716  USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016268650","display_name":"Chengmo Yang","orcid":"https://orcid.org/0000-0003-0978-1504"},"institutions":[{"id":"https://openalex.org/I86501945","display_name":"University of Delaware","ror":"https://ror.org/01sbq1a82","country_code":"US","type":"education","lineage":["https://openalex.org/I86501945"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chengmo Yang","raw_affiliation_strings":["Department of Electrical and Computer Eng., University of Delaware, Newark, USA","Department of Electrical and Computer Engineering  University of Delaware  Newark 19716  USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Eng., University of Delaware, Newark, USA","institution_ids":["https://openalex.org/I86501945"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering  University of Delaware  Newark 19716  USA","institution_ids":["https://openalex.org/I86501945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066534595","display_name":"Jingtong Hu","orcid":"https://orcid.org/0000-0003-4029-4034"},"institutions":[{"id":"https://openalex.org/I115475287","display_name":"Oklahoma State University","ror":"https://ror.org/01g9vbr38","country_code":"US","type":"education","lineage":["https://openalex.org/I115475287"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingtong Hu","raw_affiliation_strings":["School of Electrical and Computer Eng., Oklahoma State University, Stillwater, OK, USA","School of Electrical and computer Engineering, Oklahoma State University, Stillwater, 74078 USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Eng., Oklahoma State University, Stillwater, OK, USA","institution_ids":["https://openalex.org/I115475287"]},{"raw_affiliation_string":"School of Electrical and computer Engineering, Oklahoma State University, Stillwater, 74078 USA","institution_ids":["https://openalex.org/I115475287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5000876494"],"corresponding_institution_ids":["https://openalex.org/I86501945"],"apc_list":null,"apc_paid":null,"fwci":0.9985,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78923644,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8944047689437866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7751576900482178},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7645772695541382},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5563275218009949},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.49226871132850647},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.43688973784446716},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3949894607067108},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24663254618644714}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8944047689437866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7751576900482178},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7645772695541382},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5563275218009949},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.49226871132850647},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.43688973784446716},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3949894607067108},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24663254618644714}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314398","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1675151442","https://openalex.org/W2005602803","https://openalex.org/W2031539925","https://openalex.org/W2031841164","https://openalex.org/W2048588974","https://openalex.org/W2052537456","https://openalex.org/W2061783171","https://openalex.org/W2071628159","https://openalex.org/W2072383925","https://openalex.org/W2076613578","https://openalex.org/W2085743209","https://openalex.org/W2099798359","https://openalex.org/W2105307128","https://openalex.org/W2139911369","https://openalex.org/W2142982249","https://openalex.org/W2149135318","https://openalex.org/W2152406824","https://openalex.org/W2153007772","https://openalex.org/W2154689013","https://openalex.org/W2158203472","https://openalex.org/W2222512263","https://openalex.org/W4234346842","https://openalex.org/W4244361616","https://openalex.org/W6669768687","https://openalex.org/W6675723040"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Non-volatile":[0],"memory":[1],"(NVM)":[2],"technologies":[3],"have":[4],"been":[5],"known":[6],"for":[7],"their":[8,71],"advantages":[9],"of":[10,63,152,165],"large":[11],"capacity,":[12],"low":[13],"energy":[14],"consumption,":[15,45],"high":[16],"error-resistance,":[17],"and":[18,46,117,135,163],"near-zero":[19],"power-on":[20],"delay.":[21],"It":[22],"is":[23,110,127],"expected":[24],"that":[25,144],"they":[26,52],"will":[27],"replace":[28],"traditional":[29],"SRAM":[30],"as":[31,129],"FPGA":[32,67,76,109],"reconfigurable":[33,41],"blocks.":[34],"While":[35],"NVMs":[36,64],"promise":[37],"FPGAs":[38],"with":[39],"more":[40,149],"resources,":[42],"lower":[43],"power":[44,50],"higher":[47],"resilience":[48],"to":[49,89,103],"interruptions,":[51],"also":[53],"impose":[54],"two":[55],"new":[56,99],"design":[57,105],"challenges:":[58],"the":[59,104,108,145,156],"slow":[60],"write":[61,73],"performance":[62,162],"may":[65],"degrade":[66],"reconfiguration":[68,91,123,157],"speed,":[69],"while":[70],"limited":[72],"endurance":[74,164],"constrains":[75],"programming":[77],"cycles.":[78],"To":[79],"overcome":[80],"these":[81],"challenges,":[82],"we":[83],"propose":[84],"a":[85,98,130],"similarity":[86,102],"driven":[87],"approach":[88],"reduce":[90],"cost":[92,124],"in":[93],"NVM-based":[94,166],"FPGAs.":[95,167],"When":[96],"synthesizing":[97],"design,":[100],"its":[101],"currently":[106],"on":[107,139],"characterized":[111],"by":[112],"taking":[113],"both":[114],"LUT":[115],"contents":[116],"CLB-level":[118],"topology":[119],"into":[120],"consideration.":[121],"The":[122],"minimization":[125],"problem":[126,134],"formulated":[128],"bipartite":[131],"graph":[132],"matching":[133],"solved":[136],"optimally.":[137],"Experiments":[138],"standard":[140],"circuit":[141],"benchmarks":[142],"show":[143],"proposed":[146],"algorithms":[147],"eliminate":[148],"than":[150],"57.4%":[151],"NVM":[153],"writes":[154],"during":[155],"process,":[158],"thus":[159],"effectively":[160],"improving":[161]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}