{"id":"https://openalex.org/W1902294722","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314393","title":"Power-management high-level synthesis","display_name":"Power-management high-level synthesis","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1902294722","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314393","mag":"1902294722"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079722422","display_name":"Dominik Macko","orcid":"https://orcid.org/0000-0002-8235-2004"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":true,"raw_author_name":"Dominik Macko","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012166109","display_name":"Katar\u00edna Jelemensk\u00e1","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Katarina Jelemenska","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063985077","display_name":"Pavel \u010ci\u010d\u00e1k","orcid":"https://orcid.org/0000-0002-3021-1971"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Pavel Cicak","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079722422"],"corresponding_institution_ids":["https://openalex.org/I110757952"],"apc_list":null,"apc_paid":null,"fwci":2.5839,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.89240335,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"63","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5351516008377075},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5168316960334778},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44658592343330383},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21871063113212585},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1500435471534729},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07880282402038574}],"concepts":[{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5351516008377075},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5168316960334778},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44658592343330383},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21871063113212585},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1500435471534729},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07880282402038574},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314393","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1494277255","https://openalex.org/W1497420621","https://openalex.org/W1967810708","https://openalex.org/W2000079263","https://openalex.org/W2005989139","https://openalex.org/W2149449165","https://openalex.org/W2188511700","https://openalex.org/W4234966827"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2093578348","https://openalex.org/W2376932109","https://openalex.org/W2089641827","https://openalex.org/W1517919824","https://openalex.org/W2389392605","https://openalex.org/W1519969798"],"abstract_inverted_index":{"Power":[0],"management":[1,56,100],"is":[2,46,57],"an":[3,81],"integral":[4],"part":[5],"of":[6,38,44,83,117],"almost":[7],"every":[8],"new":[9],"system":[10,42],"design.":[11,124],"It":[12],"enables":[13,112],"to":[14,35,113],"keep":[15],"the":[16,36,41,54,67,73,88,94,97,130],"power":[17,25,55,99],"under":[18],"constrains,":[19],"implementing":[20],"such":[21,63],"power-reduction":[22],"techniques":[23],"as":[24,48],"gating,":[26],"multi-voltage":[27],"design,":[28],"or":[29],"voltage":[30],"and":[31,101],"frequency":[32],"scaling.":[33],"Due":[34],"complexity":[37],"modern":[39],"designs,":[40],"level":[43],"abstraction":[45,64,107],"adopted":[47,61],"a":[49,115],"design":[50,110],"starting":[51],"point.":[52],"However,":[53],"not":[58],"yet":[59],"fully":[60],"at":[62,105],"level.":[65],"In":[66],"previous":[68],"research,":[69],"we":[70],"have":[71],"proposed":[72,131],"abstract":[74],"power-management":[75,89],"specification,":[76],"simplifying":[77],"its":[78,102],"adoption":[79],"by":[80,122],"order":[82],"magnitude.":[84],"This":[85],"paper":[86],"targets":[87],"high-level":[90],"synthesis,":[91],"closing":[92],"thus":[93],"gap":[95],"between":[96],"system-level":[98],"standard":[103],"form":[104],"lower":[106],"levels.":[108],"Such":[109],"automation":[111],"reduce":[114],"number":[116],"human":[118],"errors,":[119],"potentially":[120],"introduced":[121],"manual":[123],"The":[125],"presented":[126],"experimental":[127],"results":[128],"validate":[129],"approach.":[132]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}