{"id":"https://openalex.org/W1905460592","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314386","title":"Tailoring instruction-set extensions for an ultra-low power tightly-coupled cluster of OpenRISC cores","display_name":"Tailoring instruction-set extensions for an ultra-low power tightly-coupled cluster of OpenRISC cores","publication_year":2015,"publication_date":"2015-10-01","ids":{"openalex":"https://openalex.org/W1905460592","doi":"https://doi.org/10.1109/vlsi-soc.2015.7314386","mag":"1905460592"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2015.7314386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000985849","display_name":"Michael Gautschi","orcid":"https://orcid.org/0000-0002-3036-5559"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Michael Gautschi","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, 8092, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, 8092, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077163180","display_name":"Andreas Traber","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Traber","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, 8092, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, 8092, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079755983","display_name":"Antonio Pullini","orcid":"https://orcid.org/0000-0001-6709-4214"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Antonio Pullini","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, 8092, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, 8092, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, 8092, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]},{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Gloriastrasse 35, 8092, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025107216","display_name":"Michele Scandale","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Scandale","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","Dipartimento di Elettronica, Politecnico di Milano, Piazza Leonardo da Vinci 32, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Piazza Leonardo da Vinci 32, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101887450","display_name":"Alessandro Federico","orcid":"https://orcid.org/0000-0002-0885-0793"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Di Federico","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","Dipartimento di Elettronica, Politecnico di Milano, Piazza Leonardo da Vinci 32, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Piazza Leonardo da Vinci 32, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018550804","display_name":"Michele Beretta","orcid":"https://orcid.org/0009-0003-4026-8589"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Beretta","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","Dipartimento di Elettronica, Politecnico di Milano, Piazza Leonardo da Vinci 32, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Piazza Leonardo da Vinci 32, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069191452","display_name":"Giovanni Agosta","orcid":"https://orcid.org/0000-0002-0255-4475"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Agosta","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","Dipartimento di Elettronica, Politecnico di Milano, Piazza Leonardo da Vinci 32, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Piazza Leonardo da Vinci 32, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5000985849"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":6.1367,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.96701811,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8540042638778687},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7194223403930664},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6674286127090454},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.659928023815155},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6300358176231384},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6238950490951538},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48990291357040405},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4812602698802948},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4775063395500183},{"id":"https://openalex.org/keywords/spec#","display_name":"Spec#","score":0.4699943959712982},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.4386734068393707},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4306149482727051},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4246438145637512},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3776363730430603},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.31027135252952576},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24023300409317017},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10862269997596741}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8540042638778687},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7194223403930664},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6674286127090454},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.659928023815155},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6300358176231384},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6238950490951538},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48990291357040405},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4812602698802948},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4775063395500183},{"id":"https://openalex.org/C2778565505","wikidata":"https://www.wikidata.org/wiki/Q2207566","display_name":"Spec#","level":2,"score":0.4699943959712982},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.4386734068393707},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4306149482727051},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4246438145637512},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3776363730430603},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.31027135252952576},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24023300409317017},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10862269997596741},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/vlsi-soc.2015.7314386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2015.7314386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/545775","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/545775","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:re.public.polimi.it:11311/986065","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/986065","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1842898077","https://openalex.org/W1984972320","https://openalex.org/W1998525920","https://openalex.org/W1998597557","https://openalex.org/W2005886998","https://openalex.org/W2038679012","https://openalex.org/W2132605419","https://openalex.org/W2138999503","https://openalex.org/W6660082971"],"related_works":["https://openalex.org/W4230568114","https://openalex.org/W1538545038","https://openalex.org/W1547865754","https://openalex.org/W2972412786","https://openalex.org/W2276000909","https://openalex.org/W2168654016","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2562747857","https://openalex.org/W2133675875"],"abstract_inverted_index":{"Baseline":[0],"RISC":[1],"instruction":[2,135],"sets":[3],"for":[4],"ultra-low":[5],"power":[6,174],"processors":[7],"are":[8,63],"constantly":[9],"being":[10],"tuned":[11],"to":[12,99,126],"reduce":[13,101],"cycle":[14],"count":[15],"when":[16,76],"executing":[17],"computation-intensive":[18],"applications.":[19,79],"Performance":[20],"improvements":[21],"often":[22],"come":[23],"at":[24,170],"a":[25,89,131,181],"non-negligible":[26],"price":[27],"in":[28,87,130],"terms":[29],"of":[30,55,113,149,161,176],"area":[31,116,172],"and":[32,36,40,49,53,69,94,117,137,152,167,173,178],"critical":[33],"path":[34],"length":[35],"imply":[37],"deeper":[38],"pipelines":[39],"complex":[41],"memory":[42],"interfaces.":[43],"This":[44],"penalizes":[45],"control-intensive":[46],"code":[47,72,166],"execution":[48,102,144],"significantly":[50,100],"increases":[51],"cost":[52],"complexity":[54],"building":[56],"multi-core":[57],"clusters.":[58],"In":[59,80,119],"addition,":[60,120],"some":[61],"extensions":[62],"not":[64],"easily":[65],"exploited":[66],"by":[67],"compilers":[68],"may":[70],"increase":[71,175],"development":[73],"effort,":[74],"especially":[75],"considering":[77],"parallel":[78,143],"this":[81],"paper":[82],"we":[83,121],"describe":[84],"our":[85],"efforts":[86],"enhancing":[88,142],"baseline":[90],"open":[91],"ISA":[92],"(OpenRISC)":[93],"its":[95,128],"LLVM":[96],"compiler":[97,151],"back-end":[98],"cycles":[103],"while":[104],"minimizing":[105],"the":[106,123],"impact":[107],"on":[108,163,180],"core":[109,124],"micro-architecture":[110,125,153],"complexity,":[111],"number":[112],"pipeline":[114],"stages,":[115],"power.":[118],"improved":[122],"streamline":[127],"integration":[129],"tightly-coupled":[132],"cluster,":[133],"sharing":[134],"cache":[136],"data":[138],"memory,":[139],"thereby":[140],"further":[141],"efficiency.":[145],"The":[146],"combined":[147],"effect":[148],"ISA,":[150],"evolution":[154],"gives":[155],"an":[156,171],"average":[157],"energy":[158],"efficiency":[159],"boost":[160],"59%":[162],"vector":[164],"intensive":[165],"41%":[168],"otherwise,":[169],"2.3%":[177],"18%":[179],"four-core":[182],"processor":[183],"cluster.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}