{"id":"https://openalex.org/W2011299403","doi":"https://doi.org/10.1109/vlsi-soc.2014.7004187","title":"Circuit to reduce Gate Induced Drain Leakage in CMOS output buffers","display_name":"Circuit to reduce Gate Induced Drain Leakage in CMOS output buffers","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2011299403","doi":"https://doi.org/10.1109/vlsi-soc.2014.7004187","mag":"2011299403"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2014.7004187","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2014.7004187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049348729","display_name":"Hari Anand Ravi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Hari Anand Ravi","raw_affiliation_strings":["Intel Mobile Communications India Pvt. Ltd., Bangalore, India","Intel Mobile Communications India Pvt. Ltd. Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Mobile Communications India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Mobile Communications India Pvt. Ltd. Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077556544","display_name":"Mayank Goel","orcid":"https://orcid.org/0000-0002-7606-7282"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mayank Goel","raw_affiliation_strings":["Intel Mobile Communications India Pvt. Ltd. Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Mobile Communications India Pvt. Ltd. Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070824901","display_name":"Prasad Bhilawadi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prasad Bhilawadi","raw_affiliation_strings":["Intel Mobile Communications India Pvt. Ltd., Bangalore, India","Intel Mobile Communications India Pvt. Ltd. Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel Mobile Communications India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"Intel Mobile Communications India Pvt. Ltd. Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5049348729"],"corresponding_institution_ids":["https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.07121831,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.8192543983459473},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.7871593832969666},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7281298637390137},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5547312498092651},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5207143425941467},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4488086700439453},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3925778865814209},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3718770146369934},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3680673837661743},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3062368333339691},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27646249532699585},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.26166704297065735}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.8192543983459473},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.7871593832969666},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7281298637390137},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5547312498092651},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5207143425941467},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4488086700439453},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3925778865814209},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3718770146369934},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3680673837661743},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3062368333339691},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27646249532699585},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26166704297065735},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2014.7004187","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2014.7004187","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1533750879","https://openalex.org/W1633471522","https://openalex.org/W1913711070","https://openalex.org/W2052390581","https://openalex.org/W2112166600","https://openalex.org/W2166243422","https://openalex.org/W2478413690"],"related_works":["https://openalex.org/W2004034743","https://openalex.org/W159155456","https://openalex.org/W2502451555","https://openalex.org/W2358708508","https://openalex.org/W2170979950","https://openalex.org/W2900067469","https://openalex.org/W1900707063","https://openalex.org/W2130342263","https://openalex.org/W2039755656","https://openalex.org/W2968511773"],"abstract_inverted_index":{"In":[0],"recent":[1],"technology":[2],"nodes,":[3],"it":[4],"has":[5],"been":[6],"observed":[7],"that":[8],"the":[9,25,36,41,59,65],"leakage":[10],"current":[11,38],"component":[12],"due":[13],"to":[14],"Gate":[15],"Induced":[16],"Drain":[17],"Leakage":[18],"(GIDL)":[19],"is":[20,61],"a":[21,50],"significant":[22],"contributor":[23],"towards":[24],"overall":[26,42],"standby":[27,43],"leakage.":[28],"The":[29],"circuit":[30],"proposed":[31],"in":[32,45,64],"this":[33],"paper":[34],"reduces":[35],"GIDL":[37],"and":[39],"hence":[40],"power":[44],"CMOS":[46],"output":[47],"buffers":[48],"by":[49],"factor":[51],"of":[52,56,58,67],"~5.5X.":[53],"Further,":[54],"speed":[55],"operation":[57],"circuitry":[60],"not":[62],"compromised":[63],"process":[66],"reducing":[68],"GIDL.":[69]},"counts_by_year":[{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}