{"id":"https://openalex.org/W2534202216","doi":"https://doi.org/10.1109/vlsi-soc.2014.7004168","title":"Inference of channel types in micro-architectural models of on-chip communication networks","display_name":"Inference of channel types in micro-architectural models of on-chip communication networks","publication_year":2014,"publication_date":"2014-10-01","ids":{"openalex":"https://openalex.org/W2534202216","doi":"https://doi.org/10.1109/vlsi-soc.2014.7004168","mag":"2534202216"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2014.7004168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2014.7004168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2066/135061","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020172219","display_name":"Bernard van Gastel","orcid":"https://orcid.org/0000-0002-0974-4634"},"institutions":[{"id":"https://openalex.org/I145872427","display_name":"Radboud University Nijmegen","ror":"https://ror.org/016xsfp80","country_code":"NL","type":"education","lineage":["https://openalex.org/I145872427"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bernard van Gastel","raw_affiliation_strings":["School of Computer Science, Radboud University, Nijmegen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, Radboud University, Nijmegen","institution_ids":["https://openalex.org/I145872427"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067135306","display_name":"Freek Verbeek","orcid":"https://orcid.org/0000-0002-6625-1123"},"institutions":[{"id":"https://openalex.org/I145872427","display_name":"Radboud University Nijmegen","ror":"https://ror.org/016xsfp80","country_code":"NL","type":"education","lineage":["https://openalex.org/I145872427"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Freek Verbeek","raw_affiliation_strings":["School of Computer Science, Radboud University, Nijmegen"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, Radboud University, Nijmegen","institution_ids":["https://openalex.org/I145872427"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088595514","display_name":"Julien Schmaltz","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Julien Schmaltz","raw_affiliation_strings":["Department of Mathematics and Computer Science, Eindhoven University of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, Eindhoven University of Technology","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8279,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72173913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8164293766021729},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.778579592704773},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7684297561645508},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6000878810882568},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5382305383682251},{"id":"https://openalex.org/keywords/payload","display_name":"Payload (computing)","score":0.46767744421958923},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4452531933784485},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.440608412027359},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4293330907821655},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.42519310116767883},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34698522090911865},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3397538363933563},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.318847119808197},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22736108303070068},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15228962898254395},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.10731136798858643},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10086989402770996}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8164293766021729},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.778579592704773},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7684297561645508},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6000878810882568},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5382305383682251},{"id":"https://openalex.org/C134066672","wikidata":"https://www.wikidata.org/wiki/Q1424639","display_name":"Payload (computing)","level":3,"score":0.46767744421958923},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4452531933784485},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.440608412027359},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4293330907821655},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.42519310116767883},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34698522090911865},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3397538363933563},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.318847119808197},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22736108303070068},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15228962898254395},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.10731136798858643},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10086989402770996},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/vlsi-soc.2014.7004168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2014.7004168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/a7a1292d-00a6-47f6-8ef4-9442a586c0d9","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/a7a1292d-00a6-47f6-8ef4-9442a586c0d9","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:repository.ubn.ru.nl:2066/135061","is_oa":true,"landing_page_url":"http://hdl.handle.net/2066/135061","pdf_url":"http://hdl.handle.net/2066/135061","source":{"id":"https://openalex.org/S4306401067","display_name":"Radboud Repository (Radboud University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145872427","host_organization_name":"Radboud University Nijmegen","host_organization_lineage":["https://openalex.org/I145872427"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Garcia, L. (ed.), 2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) : OCTOBER 6TH \u2013 8TH, 2014 PLAYA DEL CARMEN, MEXICO : CONFERENCE PROCEEDINGS, pp. 1-6","raw_type":"Article in monograph or in proceedings"},{"id":"pmh:tue:oai:pure.tue.nl:publications/a7a1292d-00a6-47f6-8ef4-9442a586c0d9","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/a7a1292d-00a6-47f6-8ef4-9442a586c0d9","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"22nd IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC'14, Playa del Carmen, Mexico, October 6-8, 2014), 1 - 6","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":{"id":"pmh:oai:repository.ubn.ru.nl:2066/135061","is_oa":true,"landing_page_url":"http://hdl.handle.net/2066/135061","pdf_url":"http://hdl.handle.net/2066/135061","source":{"id":"https://openalex.org/S4306401067","display_name":"Radboud Repository (Radboud University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145872427","host_organization_name":"Radboud University Nijmegen","host_organization_lineage":["https://openalex.org/I145872427"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Garcia, L. (ed.), 2014 22ND INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC) : OCTOBER 6TH \u2013 8TH, 2014 PLAYA DEL CARMEN, MEXICO : CONFERENCE PROCEEDINGS, pp. 1-6","raw_type":"Article in monograph or in proceedings"},"sustainable_development_goals":[{"score":0.7200000286102295,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2534202216.pdf","grobid_xml":"https://content.openalex.org/works/W2534202216.grobid-xml"},"referenced_works_count":16,"referenced_works":["https://openalex.org/W1575212675","https://openalex.org/W1585721824","https://openalex.org/W1591313063","https://openalex.org/W1980451599","https://openalex.org/W2024390509","https://openalex.org/W2034592364","https://openalex.org/W2087997337","https://openalex.org/W2103897623","https://openalex.org/W2111609583","https://openalex.org/W2160642395","https://openalex.org/W2161380643","https://openalex.org/W2396424054","https://openalex.org/W2946046356","https://openalex.org/W3099407824","https://openalex.org/W3139271637","https://openalex.org/W6635191711"],"related_works":["https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W4241418540","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W1508895727","https://openalex.org/W2725786787","https://openalex.org/W1875930651","https://openalex.org/W1590965489"],"abstract_inverted_index":{"In":[0],"the":[1,23,34,56,67],"multi-core":[2],"era,":[3],"on-chip":[4],"communication":[5,87],"networks":[6],"are":[7],"key":[8],"to":[9,42,54],"system":[10],"correctness":[11],"and":[12,27,110],"performance.":[13],"To":[14],"deal":[15],"with":[16],"their":[17,90],"growing":[18],"complexity,":[19],"micro-architectural":[20,38,63],"models":[21,39,64],"capture":[22],"intent":[24],"of":[25,36,61,105],"architects":[26],"provide":[28],"means":[29],"for":[30,98],"formal":[31],"analysis.":[32],"However,":[33],"analysis":[35,100],"such":[37,101],"is":[40],"restricted":[41],"non-scalable":[43],"and/or":[44],"very":[45],"specific":[46],"approaches.":[47],"We":[48,73,113],"present":[49],"a":[50,86,118],"novel":[51],"scalable":[52],"approach":[53,116],"support":[55],"symbolic":[57],"channel":[58],"type":[59],"inference":[60],"large":[62],"described":[65],"in":[66,85],"xMAS":[68],"language":[69],"proposed":[70],"by":[71],"Intel.":[72],"define":[74],"an":[75],"algorithm":[76],"that":[77,82],"computes":[78],"all":[79],"possible":[80],"messages":[81],"can":[83,95],"occur":[84],"channel,":[88],"treating":[89],"payload":[91],"symbolically.":[92],"These":[93],"results":[94],"be":[96],"used":[97],"further":[99],"as":[102],"verifying":[103],"absence":[104],"misrouting,":[106],"deriving":[107],"inductive":[108],"invariants":[109],"deadlock":[111],"detection.":[112],"illustrate":[114],"our":[115],"on":[117],"Spidergon":[119],"network":[120],"developed":[121],"at":[122],"STMicroelectronics.":[123]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2016-10-28T00:00:00"}