{"id":"https://openalex.org/W2091835787","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673312","title":"Automatic addition of reset in asynchronous sequential control circuits","display_name":"Automatic addition of reset in asynchronous sequential control circuits","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2091835787","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673312","mag":"2091835787"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066593492","display_name":"Vikas S. Vij","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vikas S. Vij","raw_affiliation_strings":["University of Utah","University of Utah, Salt Lake City, UT, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA#TAB#","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113695022","display_name":"Kenneth S. Stevens","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kenneth S. Stevens","raw_affiliation_strings":["University of Utah","University of Utah, Salt Lake City, UT, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah, Salt Lake City, UT, USA#TAB#","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5066593492"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.7197,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76024811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"374","last_page":"379"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.9573242664337158},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8972249031066895},{"id":"https://openalex.org/keywords/initialization","display_name":"Initialization","score":0.8254835605621338},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8064297437667847},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7443472146987915},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.6009243130683899},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5923817753791809},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.5487521290779114},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5391969680786133},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4684329926967621},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.4295422434806824},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41677185893058777},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39525681734085083},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3754745423793793},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34861505031585693},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2915271520614624},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26127901673316956},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.24950668215751648},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17180761694908142},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.12631267309188843}],"concepts":[{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.9573242664337158},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8972249031066895},{"id":"https://openalex.org/C114466953","wikidata":"https://www.wikidata.org/wiki/Q6034165","display_name":"Initialization","level":2,"score":0.8254835605621338},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8064297437667847},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7443472146987915},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.6009243130683899},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5923817753791809},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.5487521290779114},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5391969680786133},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4684329926967621},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.4295422434806824},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41677185893058777},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39525681734085083},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3754745423793793},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34861505031585693},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2915271520614624},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26127901673316956},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.24950668215751648},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17180761694908142},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.12631267309188843},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.697.1226","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.697.1226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.utah.edu/%7Ekstevens/docs/vlsisoc13.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.75,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W171683481","https://openalex.org/W1535262937","https://openalex.org/W2006248530","https://openalex.org/W2058948603","https://openalex.org/W2088115909","https://openalex.org/W2123843747","https://openalex.org/W2136757500","https://openalex.org/W2160823654","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W2363501999","https://openalex.org/W2361805561","https://openalex.org/W2358223609","https://openalex.org/W2095703739","https://openalex.org/W1549659315","https://openalex.org/W2360161084","https://openalex.org/W4240239975","https://openalex.org/W2371073331","https://openalex.org/W2378481815","https://openalex.org/W2886316835"],"abstract_inverted_index":{"Asynchronous":[0],"finite":[1],"state":[2],"machines":[3],"(AFSMs)":[4],"usually":[5],"require":[6],"initialization":[7],"to":[8,31,40,57,80,97],"place":[9],"them":[10],"in":[11,70,77],"a":[12,21,58],"desired":[13],"starting":[14],"state.":[15],"This":[16,26,46],"normally":[17],"occurs":[18],"by":[19],"toggling":[20],"reset":[22,35,39,78],"signal":[23],"upon":[24],"power-up.":[25],"paper":[27],"presents":[28],"an":[29,41],"algorithm":[30,62,96],"automatically":[32],"generate":[33],"power-up":[34],"circuitry":[36],"thus":[37],"adding":[38],"AFSM":[42],"after":[43],"technology":[44],"mapping.":[45],"approach":[47],"is":[48,55],"independent":[49],"of":[50,99],"design":[51],"methodology":[52],"since":[53],"it":[54],"applied":[56],"gate":[59],"netlist.":[60],"The":[61],"ensures":[63],"all":[64],"combinational":[65],"cycles":[66],"and":[67,102],"primary":[68],"outputs":[69],"the":[71,82,88],"circuit":[72],"are":[73,91],"initialized.":[74],"Options":[75],"exist":[76],"generation":[79],"minimize":[81],"power":[83],"or":[84],"performance":[85],"impact":[86],"on":[87],"AFSM.":[89],"Results":[90],"reported":[92],"for":[93],"applying":[94],"this":[95],"designs":[98],"varying":[100],"size":[101],"complexity.":[103]},"counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}