{"id":"https://openalex.org/W1982767378","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673304","title":"Improved read voltage margins with alternative topologies for memristor-based crossbar memories","display_name":"Improved read voltage margins with alternative topologies for memristor-based crossbar memories","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1982767378","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673304","mag":"1982767378"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673304","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673304","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030851089","display_name":"Ioannis Vourkas","orcid":"https://orcid.org/0000-0002-7036-8092"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Ioannis Vourkas","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace (DUTh), Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048826742","display_name":"Dimitrios Stathis","orcid":"https://orcid.org/0000-0002-5697-4272"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Stathis","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace (DUTh), Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008924272","display_name":"Georgios Ch. Sirakoulis","orcid":"https://orcid.org/0000-0001-8240-484X"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Ch. Sirakoulis","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace (DUTh), Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030851089"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":2.3645,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.8912338,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"280","issue":null,"first_page":"336","last_page":"339"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8506330251693726},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7957683205604553},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.6730294227600098},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5619454979896545},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.53497314453125},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.522857666015625},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4396418631076813},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41337355971336365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3225036859512329},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21272975206375122},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1898464858531952},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1638384461402893}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8506330251693726},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7957683205604553},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.6730294227600098},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5619454979896545},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.53497314453125},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.522857666015625},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4396418631076813},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41337355971336365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3225036859512329},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21272975206375122},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1898464858531952},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1638384461402893}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673304","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673304","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1970645895","https://openalex.org/W2021853834","https://openalex.org/W2022829874","https://openalex.org/W2080564856","https://openalex.org/W2107012212","https://openalex.org/W2112181056","https://openalex.org/W2137249916","https://openalex.org/W2137436723"],"related_works":["https://openalex.org/W2533811106","https://openalex.org/W2025604455","https://openalex.org/W1982767378","https://openalex.org/W3215680120","https://openalex.org/W3164474614","https://openalex.org/W2946036455","https://openalex.org/W2184167938","https://openalex.org/W3041333495","https://openalex.org/W2908762226","https://openalex.org/W2954915566"],"abstract_inverted_index":{"Memories":[0],"based":[1],"on":[2],"hysteretic":[3],"resistive":[4],"materials":[5],"are":[6,26],"expected":[7],"to":[8,76],"have":[9],"superior":[10],"properties":[11],"such":[12],"as":[13,18,20],"nonvolatility,":[14],"low":[15],"power":[16],"consumption,":[17],"well":[19],"very":[21,28],"high":[22],"capacity.":[23],"Crossbar":[24],"arrays":[25],"considered":[27],"attractive":[29],"for":[30,84],"future":[31],"ultimately":[32],"scaled":[33],"memories.":[34],"In":[35,62],"this":[36],"paper,":[37],"the":[38,57,63,67,81],"memristor-based":[39],"passive":[40,92],"crossbar":[41,93],"geometry":[42],"is":[43,60],"studied":[44],"and":[45,86],"a":[46],"set":[47],"of":[48],"different":[49],"topological":[50],"patterns,":[51],"which":[52,79],"introduce":[53],"insulating":[54],"junctions":[55],"within":[56],"memory":[58,94],"array,":[59],"presented.":[61],"worst-case":[64],"reading":[65],"scenario":[66],"simulations":[68],"revealed":[69],"significantly":[70],"improved":[71],"sensed":[72],"voltage":[73],"margins":[74],"(up":[75],">":[77],"4\u00d7)":[78],"alleviate":[80],"rigorous":[82],"requirement":[83],"large":[85],"highperformance":[87],"CMOS":[88],"sensing":[89],"circuits":[90],"in":[91],"systems.":[95]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}