{"id":"https://openalex.org/W2070208318","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673294","title":"Automatic mapping of OpenCV based systems on new heterogeneous SoCs","display_name":"Automatic mapping of OpenCV based systems on new heterogeneous SoCs","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2070208318","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673294","mag":"2070208318"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025383953","display_name":"Francisco-Jose Sanchis-Cases","orcid":null},"institutions":[{"id":"https://openalex.org/I130194489","display_name":"University of Alicante","ror":"https://ror.org/05t8bcz72","country_code":"ES","type":"education","lineage":["https://openalex.org/I130194489"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francisco-Jose Sanchis-Cases","raw_affiliation_strings":["Department of Computer Technology, University of Alicante"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Technology, University of Alicante","institution_ids":["https://openalex.org/I130194489"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060002265","display_name":"Antonio Mart\u00ednez-\u00c1lvarez","orcid":"https://orcid.org/0000-0002-1500-857X"},"institutions":[{"id":"https://openalex.org/I130194489","display_name":"University of Alicante","ror":"https://ror.org/05t8bcz72","country_code":"ES","type":"education","lineage":["https://openalex.org/I130194489"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Martinez-Alvarez","raw_affiliation_strings":["Department of Computer Technology, University of Alicante"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Technology, University of Alicante","institution_ids":["https://openalex.org/I130194489"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021296662","display_name":"Sergio Cuenca-Asensi","orcid":"https://orcid.org/0000-0002-5830-6104"},"institutions":[{"id":"https://openalex.org/I130194489","display_name":"University of Alicante","ror":"https://ror.org/05t8bcz72","country_code":"ES","type":"education","lineage":["https://openalex.org/I130194489"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sergio Cuenca-Asensi","raw_affiliation_strings":["Department of Computer Technology, University of Alicante"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Technology, University of Alicante","institution_ids":["https://openalex.org/I130194489"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12621018,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"292","last_page":"293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8071447610855103},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.7679934501647949},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6717721819877625},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6669864654541016},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6057851314544678},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4513392448425293},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.44200462102890015},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4386156499385834},{"id":"https://openalex.org/keywords/work-flow","display_name":"Work flow","score":0.41501879692077637},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34440943598747253},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32176297903060913},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3054690957069397},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.18815788626670837},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14507514238357544},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09830987453460693}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8071447610855103},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.7679934501647949},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6717721819877625},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6669864654541016},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6057851314544678},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4513392448425293},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.44200462102890015},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4386156499385834},{"id":"https://openalex.org/C2985179714","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Work flow","level":2,"score":0.41501879692077637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34440943598747253},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32176297903060913},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3054690957069397},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.18815788626670837},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14507514238357544},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09830987453460693},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C13736549","wikidata":"https://www.wikidata.org/wiki/Q4489420","display_name":"Industrial engineering","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2084794467","https://openalex.org/W2105278861","https://openalex.org/W2111308925","https://openalex.org/W2120402366","https://openalex.org/W2172015537"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W3103262449","https://openalex.org/W3130402546"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,18,29,68],"new":[4],"approach":[5],"to":[6],"facilitate":[7],"the":[8,37,48,52,56,59,74],"development":[9],"of":[10,17,39,83],"heterogeneous":[11],"embedded":[12],"vision":[13],"systems,":[14],"by":[15,81],"means":[16,82],"software-friendly":[19],"design":[20],"flow":[21],"is":[22,26,67],"proposed.":[23],"Our":[24],"work":[25],"based":[27],"on":[28,35],"framework":[30],"called":[31],"AMAZynq,":[32],"especially":[33],"focused":[34],"leverage":[36],"resources":[38],"Xilinx":[40],"Zynq":[41],"devices.":[42],"Starting":[43],"from":[44],"an":[45,84],"OpenCV":[46],"code,":[47],"user":[49],"defines":[50],"explicitly":[51],"HW/SW":[53],"partition":[54],"and":[55,62,87],"AMAZynq":[57],"produces":[58],"corresponding":[60],"hardware":[61],"software":[63],"infrastructures.":[64],"The":[65],"result":[66],"SoC":[69],"that":[70],"not":[71],"only":[72],"matches":[73],"original":[75],"functionality,":[76],"but":[77],"also":[78],"accelerates":[79],"it":[80],"automatically":[85],"generated":[86],"verified":[88],"HLS":[89],"core.":[90]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}