{"id":"https://openalex.org/W2001623603","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673292","title":"Software-programmable digital pre-distortion on the Zynq SoC","display_name":"Software-programmable digital pre-distortion on the Zynq SoC","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2001623603","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673292","mag":"2001623603"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Baris Ozgul","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Baris Ozgul","raw_affiliation_strings":["Xilinx, Inc, Dublin, Ireland","Xilinx Inc, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]},{"raw_affiliation_string":"Xilinx Inc, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009054238","display_name":"Jan Langer","orcid":"https://orcid.org/0000-0001-5462-954X"},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Jan Langer","raw_affiliation_strings":["Xilinx, Inc, Dublin, Ireland","Xilinx Inc, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]},{"raw_affiliation_string":"Xilinx Inc, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111611510","display_name":"Juanjo Noguera","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Juanjo Noguera","raw_affiliation_strings":["Xilinx, Inc, Dublin, Ireland","Xilinx Inc, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]},{"raw_affiliation_string":"Xilinx Inc, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020472167","display_name":"Kees Visses","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101362","display_name":"Xilinx (Ireland)","ror":"https://ror.org/00pahkj72","country_code":"IE","type":"company","lineage":["https://openalex.org/I32923980","https://openalex.org/I4210101362"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Kees Visses","raw_affiliation_strings":["Xilinx, Inc, Dublin, Ireland","Xilinx Inc, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Xilinx, Inc, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]},{"raw_affiliation_string":"Xilinx Inc, Dublin, Ireland","institution_ids":["https://openalex.org/I4210101362"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210101362"],"apc_list":null,"apc_paid":null,"fwci":0.7213,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.74113036,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"288","last_page":"289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7621389627456665},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7486090064048767},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.6789084672927856},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6672759652137756},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.5926686525344849},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5609999299049377},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5378737449645996},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5276193618774414},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46990224719047546},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.46485909819602966},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4230918288230896},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4175180196762085},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4146650433540344},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4144537150859833},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4141547381877899},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4048483967781067},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.23309770226478577},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07508760690689087}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7621389627456665},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7486090064048767},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.6789084672927856},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6672759652137756},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.5926686525344849},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5609999299049377},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5378737449645996},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5276193618774414},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46990224719047546},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.46485909819602966},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4230918288230896},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4175180196762085},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4146650433540344},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4144537150859833},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4141547381877899},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4048483967781067},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.23309770226478577},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07508760690689087},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1495565530","https://openalex.org/W2161181093","https://openalex.org/W2163407995"],"related_works":["https://openalex.org/W2037960874","https://openalex.org/W1973069902","https://openalex.org/W2029518208","https://openalex.org/W2269990635","https://openalex.org/W1968547622","https://openalex.org/W4234221021","https://openalex.org/W1567432572","https://openalex.org/W2119904701","https://openalex.org/W2159184138","https://openalex.org/W3177593432"],"abstract_inverted_index":{"Digital":[0],"pre-distortion":[1],"(DPD)":[2],"is":[3,105],"an":[4],"advanced":[5],"digital":[6,30],"signal-processing":[7],"technique":[8],"that":[9,66,168],"mitigates":[10],"the":[11,47,68,106,118,121,134,139,146,150,165],"effects":[12],"of":[13,49,72,101,109,120],"power":[14],"amplifier":[15],"(PA)":[16],"nonlinearity":[17],"in":[18,26,126],"wireless":[19,51],"transmitters.":[20],"DPD":[21,74,122,161],"plays":[22],"a":[23,42,61,159],"key":[24,99],"role":[25],"providing":[27],"efficient":[28,73],"radio":[29],"front-end":[31],"(DFE)":[32],"solutions":[33,75],"for":[34,46,149],"3G/4G":[35],"basestations":[36],"and":[37,70,86,113,137],"beyond.":[38],"Modern":[39],"FPGAs":[40],"are":[41],"promising":[43],"target":[44],"platform":[45],"implementation":[48,69,136],"flexible":[50,107],"DFE":[52],"solutions,":[53],"including":[54],"DPD.":[55],"In":[56,93],"this":[57,102,154],"paper,":[58],"we":[59,157],"present":[60],"software":[62,96,114,135],"programmable":[63,87,151],"design":[64,103,147,155],"flow":[65,104],"facilitates":[67],"integration":[71],"on":[76,117,164],"Xilinx's":[77],"Zynq":[78,166],"All":[79],"Programmable":[80],"SoC,":[81],"combining":[82],"industry-standard":[83],"embedded":[84],"processors":[85],"logic":[88],"fabric":[89],"into":[90],"one":[91],"chip.":[92],"addition":[94],"to":[95,133,171],"programmability,":[97],"another":[98],"contribution":[100],"partitioning":[108],"functionality":[110],"among":[111],"hardware":[112,175],"components,":[115],"depending":[116],"complexity":[119],"parameter":[123],"estimation":[124],"algorithm":[125],"use.":[127],"We":[128],"have":[129],"applied":[130],"processor-specific":[131],"optimizations":[132],"used":[138],"Vivado":[140],"High-Level":[141],"Synthesis":[142],"(HLS)":[143],"tool":[144,148],"as":[145],"logic.":[152],"Using":[153],"flow,":[156],"integrated":[158],"complete":[160],"feedback":[162],"path":[163],"SoC":[167],"achieves":[169],"up":[170],"7x":[172],"speed-up":[173],"from":[174],"acceleration.":[176]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}