{"id":"https://openalex.org/W2040356166","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673291","title":"Processors as SoC building blocks","display_name":"Processors as SoC building blocks","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2040356166","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673291","mag":"2040356166"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084259411","display_name":"Yankin Tanurhan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yankin Tanurhan","raw_affiliation_strings":["Synopsys, Inc., Mountain View, USA","Synopsys, Inc., Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc., Eindhoven, Netherlands","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011486416","display_name":"Pieter van der Wolf","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pieter van der Wolf","raw_affiliation_strings":["Synopsys, Inc., Eindhoven, The Netherlands","Synopsys, Inc., Eindhoven, Netherlands"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Eindhoven, The Netherlands","institution_ids":[]},{"raw_affiliation_string":"Synopsys, Inc., Eindhoven, Netherlands","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084259411"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10870322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"286","last_page":"287"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7263261079788208},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.7076523303985596},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.6704620718955994},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6646852493286133},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5817201137542725},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5190044641494751},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43509361147880554},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43339940905570984},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11005184054374695}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7263261079788208},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.7076523303985596},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.6704620718955994},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6646852493286133},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5817201137542725},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5190044641494751},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43509361147880554},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43339940905570984},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11005184054374695},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673291","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W4237972311","https://openalex.org/W4255396348"],"related_works":["https://openalex.org/W2038503502","https://openalex.org/W2065289416","https://openalex.org/W2502691491","https://openalex.org/W2115579119","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2130914040","https://openalex.org/W2119122672"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"study":[4],"the":[5,11,21],"requirements":[6],"on":[7,28,51],"processors":[8],"for":[9,44],"implementing":[10],"different":[12],"system":[13],"functions":[14],"of":[15,23,39],"a":[16,37],"System-on-Chip":[17],"(SoC).":[18],"We":[19,34],"illustrate":[20],"impact":[22],"architecture":[24],"and":[25,31],"implementation":[26],"choices":[27],"processor":[29,40],"performance":[30],"power":[32,52],"consumption.":[33,53],"conclude":[35],"that":[36,48],"palette":[38],"technologies":[41],"is":[42],"required":[43],"building":[45],"advanced":[46],"SoCs":[47],"meet":[49],"constraints":[50]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2025-10-10T00:00:00"}