{"id":"https://openalex.org/W2094710160","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673275","title":"Implementation of core coalition on FPGAs","display_name":"Implementation of core coalition on FPGAs","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2094710160","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673275","mag":"2094710160"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024726948","display_name":"Kaushik Triyambaka Mysur","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Kaushik Triyambaka Mysur","raw_affiliation_strings":["School of Computing, National University of Singapore","Sch. of Comput. Nat., Univ. of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computing, National University of Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Sch. of Comput. Nat., Univ. of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058581231","display_name":"Mihai Pricopi","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Mihai Pricopi","raw_affiliation_strings":["School of Computing, National University of Singapore","Sch. of Comput. Nat., Univ. of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computing, National University of Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Sch. of Comput. Nat., Univ. of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012303251","display_name":"Thomas Marconi","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Thomas Marconi","raw_affiliation_strings":["School of Computing, National University of Singapore","Sch. of Comput. Nat., Univ. of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computing, National University of Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Sch. of Comput. Nat., Univ. of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049237676","display_name":"Tulika Mitra","orcid":"https://orcid.org/0000-0003-4136-4188"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tulika Mitra","raw_affiliation_strings":["School of Computing, National University of Singapore","Sch. of Comput. Nat., Univ. of Singapore, Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Computing, National University of Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Sch. of Comput. Nat., Univ. of Singapore, Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024726948"],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15099053,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"8","issue":null,"first_page":"198","last_page":"203"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7753542065620422},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6025727987289429},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5996758341789246},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5788909196853638},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5567764043807983},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5505849123001099},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.54334557056427},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5359265208244324},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5357227921485901},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5164027810096741},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4971628487110138},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.4931599497795105},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.43235525488853455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37374815344810486},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3112215995788574},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19850203394889832},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07560083270072937},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07104593515396118}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7753542065620422},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6025727987289429},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5996758341789246},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5788909196853638},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5567764043807983},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5505849123001099},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.54334557056427},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5359265208244324},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5357227921485901},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5164027810096741},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4971628487110138},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.4931599497795105},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.43235525488853455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37374815344810486},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3112215995788574},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19850203394889832},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07560083270072937},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07104593515396118},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/78181","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/78181","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Conference Paper"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.310.542","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.310.542","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.comp.nus.edu.sg/~tulika/vlsisoc2013.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1130190012","https://openalex.org/W1580327099","https://openalex.org/W1980242590","https://openalex.org/W2013281054","https://openalex.org/W2014665687","https://openalex.org/W2059385825","https://openalex.org/W2066789793","https://openalex.org/W2079942837","https://openalex.org/W2093994565","https://openalex.org/W2103670614","https://openalex.org/W2108795365","https://openalex.org/W2147943147","https://openalex.org/W2167556016","https://openalex.org/W2497230668","https://openalex.org/W3137536588","https://openalex.org/W4247264372"],"related_works":["https://openalex.org/W4255057712","https://openalex.org/W4251458280","https://openalex.org/W2512412909","https://openalex.org/W1547865754","https://openalex.org/W2126398188","https://openalex.org/W2116570023","https://openalex.org/W4210605172","https://openalex.org/W4245707462","https://openalex.org/W4248999141","https://openalex.org/W4243132314"],"abstract_inverted_index":{"Embedded":[0],"systems":[1],"increasingly":[2],"need":[3],"to":[4,36,67],"support":[5],"dynamic":[6],"and":[7,27,63,86],"diverse":[8],"application":[9],"landscape.":[10],"In":[11,72],"response,":[12],"performance":[13],"asymmetric":[14,54],"multi-cores,":[15],"comprising":[16],"of":[17,25,52,58,81],"identical":[18],"instruction-set":[19],"architecture":[20,85],"but":[21],"micro-architecturally":[22],"distinct":[23],"set":[24],"simple":[26,61],"complex":[28],"cores,":[29],"have":[30],"emerged":[31],"as":[32],"an":[33],"attractive":[34],"alternative":[35],"accommodate":[37],"software":[38],"diversity.":[39],"Dynamic":[40],"heterogeneous":[41],"multi-core":[42],"architectures":[43],"take":[44],"this":[45,73],"concept":[46],"forward":[47],"by":[48],"allowing":[49],"on-demand":[50],"formation":[51],"virtual":[53],"multi-cores":[55],"through":[56],"coalition":[57,84],"physically":[59],"symmetric":[60],"cores":[62],"thus":[64],"adjust":[65],"better":[66],"workload":[68],"variation":[69],"at":[70],"runtime.":[71],"paper,":[74],"we":[75],"present":[76],"the":[77],"first":[78],"hardware":[79],"implementation":[80],"a":[82],"core":[83],"synthesize":[87],"its":[88],"functional":[89],"prototype":[90],"on":[91],"FPGAs.":[92]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}