{"id":"https://openalex.org/W2064528241","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673274","title":"Three-dimensional stacking FPGA architecture using face-to-face integration","display_name":"Three-dimensional stacking FPGA architecture using face-to-face integration","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2064528241","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673274","mag":"2064528241"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108619747","display_name":"Tetsuro Hamada","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tetsuro Hamada","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051831948","display_name":"Qian Zhao","orcid":"https://orcid.org/0000-0003-0032-1974"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Qian Zhao","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109427367","display_name":"Morihiro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morihiro Kuga","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Kumamoto Univ., Kumamoto, Japan#TAB#","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5108619747"],"corresponding_institution_ids":["https://openalex.org/I96036126"],"apc_list":null,"apc_paid":null,"fwci":1.1822,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.81557314,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"192","last_page":"197"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8803278207778931},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7796937227249146},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7341573238372803},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6945890188217163},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6711773872375488},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.529578447341919},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.509914755821228},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5087137818336487},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4975259602069855},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4823260009288788},{"id":"https://openalex.org/keywords/face","display_name":"Face (sociological concept)","score":0.47961553931236267},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4572269022464752},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.43384912610054016},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41808077692985535},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41709667444229126},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40683895349502563},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37828707695007324},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1669386327266693},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13740503787994385},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10142937302589417}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8803278207778931},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7796937227249146},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7341573238372803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6945890188217163},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6711773872375488},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.529578447341919},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.509914755821228},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5087137818336487},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4975259602069855},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4823260009288788},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.47961553931236267},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4572269022464752},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.43384912610054016},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41808077692985535},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41709667444229126},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40683895349502563},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37828707695007324},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1669386327266693},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13740503787994385},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10142937302589417},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C36289849","wikidata":"https://www.wikidata.org/wiki/Q34749","display_name":"Social science","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673274","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W378552470","https://openalex.org/W2035847677","https://openalex.org/W2045726766","https://openalex.org/W2095841863","https://openalex.org/W2111756578","https://openalex.org/W2131055836","https://openalex.org/W2139243942","https://openalex.org/W2145036220","https://openalex.org/W2168493238","https://openalex.org/W2170034300","https://openalex.org/W3143097289","https://openalex.org/W6612978384"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2024574431","https://openalex.org/W4239932082","https://openalex.org/W2083030004","https://openalex.org/W2140645577","https://openalex.org/W2477477398","https://openalex.org/W2113469110","https://openalex.org/W2003435315","https://openalex.org/W2149339590","https://openalex.org/W4231267350"],"abstract_inverted_index":{"In":[0,43],"recent":[1],"years,":[2],"as":[3],"VLSI":[4],"process":[5],"scales":[6],"have":[7,16],"developed":[8],"into":[9],"deep":[10],"sub-micrometer":[11],"dimensions,":[12],"routing":[13,31,91],"delay":[14,103],"problems":[15],"become":[17],"critical.":[18],"For":[19],"reconfigurable":[20],"logic":[21,74],"devices":[22],"(RLDs)":[23],"like":[24],"field-programmable":[25],"gate":[26],"arrays":[27],"(FPGAs)":[28],"in":[29],"particular,":[30],"resources":[32],"occupy":[33],"major":[34],"parts":[35],"of":[36,89],"the":[37],"available":[38],"area":[39,97],"and":[40,48,50,77,98],"hinder":[41],"performance.":[42],"order":[44],"to":[45,51],"balance":[46],"cost":[47],"performance,":[49],"explore":[52],"3D":[53,58,66,71,90],"FPGA":[54,67,112],"architectures":[55],"with":[56,86],"realistic":[57],"LSI":[59],"processes,":[60],"we":[61],"proposed":[62],"a":[63,106],"novel":[64,84],"two-layers":[65],"architecture":[68,92],"based":[69],"on":[70,73,113],"connections":[72],"block":[75],"input":[76],"output":[78],"pins.":[79],"Evaluation":[80],"shows":[81],"that":[82],"this":[83],"RLD":[85],"two":[87],"layers":[88],"uses":[93],"48.75%":[94],"less":[95,100],"on-board":[96],"30.54%":[99],"critical":[101],"path":[102],"than":[104],"does":[105],"conventional":[107],"2D":[108],"4-lookup":[109],"table":[110],"island-style":[111],"average.":[114]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}