{"id":"https://openalex.org/W2047416824","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673262","title":"A framework for Compiler Level statistical analysis over customized VLIW architecture","display_name":"A framework for Compiler Level statistical analysis over customized VLIW architecture","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2047416824","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673262","mag":"2047416824"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073952438","display_name":"Amir H. Ashouri","orcid":"https://orcid.org/0000-0001-8606-6497"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Amir Hossein Ashouri","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Italy","Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086350616","display_name":"Vittorio Zaccaria","orcid":"https://orcid.org/0000-0001-5685-9795"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vittorio Zaccaria","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Italy","Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076432415","display_name":"Sotirios Xydis","orcid":"https://orcid.org/0000-0003-3151-2730"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sotirios Xydis","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Italy","Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Italy","Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Dipartimento di Elettronica, Politecnico di Milano, Italy","Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron., Inf. e Bioingegneria, Politec. di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5073952438"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":1.8913,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.85867333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"124","last_page":"129"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9332038760185242},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9102286100387573},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8963059186935425},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5927766561508179},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.5487167239189148},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5424621105194092},{"id":"https://openalex.org/keywords/compiler-correctness","display_name":"Compiler correctness","score":0.49241626262664795},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.48164454102516174},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.4489542245864868},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4417245090007782},{"id":"https://openalex.org/keywords/compiler-construction","display_name":"Compiler construction","score":0.4310169517993927},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42440080642700195},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4136989712715149}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9332038760185242},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9102286100387573},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8963059186935425},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5927766561508179},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.5487167239189148},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5424621105194092},{"id":"https://openalex.org/C68366613","wikidata":"https://www.wikidata.org/wiki/Q5156378","display_name":"Compiler correctness","level":3,"score":0.49241626262664795},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48164454102516174},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.4489542245864868},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4417245090007782},{"id":"https://openalex.org/C9957790","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler construction","level":3,"score":0.4310169517993927},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42440080642700195},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4136989712715149}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/823937","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/823937","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1965372861","https://openalex.org/W2002555321","https://openalex.org/W2048395739","https://openalex.org/W2063255488","https://openalex.org/W2066428074","https://openalex.org/W2079708060","https://openalex.org/W2105871846","https://openalex.org/W2129962996","https://openalex.org/W2143161696","https://openalex.org/W2148944024","https://openalex.org/W2156286566","https://openalex.org/W2158644991","https://openalex.org/W2161160262","https://openalex.org/W2167209023","https://openalex.org/W2168519934","https://openalex.org/W2170382128","https://openalex.org/W2171066426","https://openalex.org/W2244332765","https://openalex.org/W4229716235","https://openalex.org/W4230674653","https://openalex.org/W6662947046"],"related_works":["https://openalex.org/W4246454774","https://openalex.org/W2121223013","https://openalex.org/W2094199724","https://openalex.org/W2083681681","https://openalex.org/W2169584677","https://openalex.org/W4232954277","https://openalex.org/W2901567138","https://openalex.org/W2749133591","https://openalex.org/W4240253816","https://openalex.org/W2374859588"],"abstract_inverted_index":{"Very":[0],"Long":[1],"Instruction":[2],"Word":[3],"(VLIW)":[4],"application":[5,133],"specific":[6],"processors":[7],"represent":[8],"an":[9,70],"attractive":[10],"solution":[11],"for":[12],"embedded":[13,132],"computing,":[14],"offering":[15],"significant":[16,56],"computational":[17],"power":[18],"with":[19,69],"reduced":[20],"hardware":[21],"complexity.":[22],"However,":[23],"they":[24],"impose":[25],"higher":[26,116],"compiler":[27,40,48,85,90,124,144],"complexity":[28],"since":[29],"the":[30,38,59,67,99,115,127,154,172],"instructions":[31],"are":[32],"executed":[33],"in":[34,111,152,169],"parallel":[35],"based":[36,98],"on":[37,58,102],"static":[39],"schedule.":[41],"Therefore,":[42],"finding":[43],"a":[44,55,103,112,140],"promising":[45],"set":[46,142],"of":[47,105,122,143],"transformations":[49,145],"and":[50,82,156],"defining":[51],"their":[52],"effects":[53,118],"have":[54],"impact":[57],"overall":[60],"system":[61,95],"performance.":[62],"The":[63],"proposed":[64,128],"methodology":[65,129],"provides":[66],"designer":[68],"integrated":[71],"framework":[72],"to":[73,164,171],"automatically":[74],"(i)":[75,138],"generate":[76],"optimized":[77],"application-specific":[78,89],"VLIW":[79,94],"architectural":[80],"configurations":[81],"(ii)":[83,157],"analyze":[84],"level":[86,149],"transformations,":[87],"enabling":[88],"tuning":[91],"over":[92],"customized":[93],"architectures.":[96],"We":[97],"aforementioned":[100],"analysis":[101],"Design":[104],"Experiments":[106],"(DoEs)":[107],"procedure":[108],"that":[109,137],"captures":[110],"statistical":[113],"manner":[114],"order":[117],"among":[119],"different":[120],"sets":[121],"activated":[123],"transformations.":[125],"Applying":[126],"onto":[130],"real-case":[131],"scenarios,":[134],"we":[135,160],"show":[136],"only":[139],"limited":[141],"exposes":[146],"high":[147],"confidence":[148],"(over":[150],"95%)":[151],"affecting":[153],"performance":[155],"using":[158],"them":[159],"could":[161],"be":[162],"able":[163],"achieve":[165],"gains":[166],"between":[167],"(16-23)%":[168],"comparison":[170],"default":[173],"optimization":[174],"levels.":[175]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}