{"id":"https://openalex.org/W1998026289","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673254","title":"A debugging method for gate level circuit designs by introducing programmability","display_name":"A debugging method for gate level circuit designs by introducing programmability","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1998026289","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673254","mag":"1998026289"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112261361","display_name":"Kosuke Oshima","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kosuke Oshima","raw_affiliation_strings":["Dept. of Elect. Eng. and Inf. Syst., The University of Tokyo, Tokyo, JAPAN","[Dept. of Electr. Eng. & Inf. Syst., Univ. of Tokyo, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"Dept. of Elect. Eng. and Inf. Syst., The University of Tokyo, Tokyo, JAPAN","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"[Dept. of Electr. Eng. & Inf. Syst., Univ. of Tokyo, Tokyo, Japan]","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054079223","display_name":"Takeshi Matsumoto","orcid":"https://orcid.org/0000-0002-1517-0761"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Matsumoto","raw_affiliation_strings":["VLSI Design and Education Center, The University of Tokyo, Tokyo, JAPAN","[VLSI Design & Educ. Center, Univ. of Tokyo, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo, Tokyo, JAPAN","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"[VLSI Design & Educ. Center, Univ. of Tokyo, Tokyo, Japan]","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center, The University of Tokyo, Tokyo, JAPAN","[VLSI Design & Educ. Center, Univ. of Tokyo, Tokyo, Japan]"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo, Tokyo, JAPAN","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"[VLSI Design & Educ. Center, Univ. of Tokyo, Tokyo, Japan]","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112261361"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":1.0876,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77621754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"6695","issue":null,"first_page":"78","last_page":"83"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9194386601448059},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8274702429771423},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7221105694770813},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6862117052078247},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5107989311218262},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5040013194084167},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.42602261900901794},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.4244720935821533},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41896411776542664},{"id":"https://openalex.org/keywords/algorithmic-program-debugging","display_name":"Algorithmic program debugging","score":0.41300541162490845},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3897116482257843},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37939882278442383},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3502260446548462},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.1981690227985382},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17159223556518555}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9194386601448059},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8274702429771423},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7221105694770813},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6862117052078247},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5107989311218262},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5040013194084167},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.42602261900901794},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.4244720935821533},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41896411776542664},{"id":"https://openalex.org/C136388014","wikidata":"https://www.wikidata.org/wiki/Q17084976","display_name":"Algorithmic program debugging","level":3,"score":0.41300541162490845},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3897116482257843},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37939882278442383},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3502260446548462},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.1981690227985382},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17159223556518555},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W147950966","https://openalex.org/W1503377936","https://openalex.org/W1528837436","https://openalex.org/W1539380957","https://openalex.org/W1985685974","https://openalex.org/W2127735256","https://openalex.org/W2914069437","https://openalex.org/W4231708524","https://openalex.org/W7047819290"],"related_works":["https://openalex.org/W4242908235","https://openalex.org/W1500546894","https://openalex.org/W2611067230","https://openalex.org/W4254711235","https://openalex.org/W2375626968","https://openalex.org/W4235144968","https://openalex.org/W4255094033","https://openalex.org/W2379759476","https://openalex.org/W4384377074","https://openalex.org/W3184027876"],"abstract_inverted_index":{"As":[0],"the":[1,11,54,83,96,121,144],"verification":[2],"and":[3,19,44,67],"debugging":[4,16,55],"of":[5,62,98],"complicated":[6],"VLSI":[7],"designs":[8,33,132],"are":[9,48],"dominating":[10],"chip":[12],"development":[13],"time,":[14],"automated":[15],"becomes":[17],"more":[18,20],"important.":[21],"In":[22,85],"this":[23],"paper,":[24],"we":[25,88],"propose":[26],"a":[27,71,93,103,110],"method":[28,140],"to":[29,52,69,92,120],"correct":[30,143],"buggy":[31],"gate-level":[32],"by":[34,113],"introducing":[35],"programmable":[36,65],"circuits,":[37],"such":[38,86,99],"as":[39,118],"look":[40],"up":[41],"table":[42],"(LUT)":[43],"multiplexer":[45],"(MUX),":[46],"that":[47,137],"inserted":[49],"in":[50],"order":[51],"formulate":[53],"processes":[56],"mathematically.":[57],"We":[58,108],"first":[59],"replace":[60],"sets":[61],"gates":[63],"with":[64,81],"circuits":[66],"try":[68],"find":[70],"configuration":[72],"for":[73,105],"correction.":[74],"Some":[75],"bugs,":[76],"however,":[77],"cannot":[78],"be":[79,124],"fixed":[80],"only":[82],"replacement.":[84],"cases,":[87],"add":[89],"another":[90],"input":[91,101,119],"LUT,":[94],"where":[95],"selection":[97],"additional":[100],"is":[102],"key":[104],"effective":[106],"debugging.":[107],"introduce":[109],"necessary":[111],"condition":[112],"which":[114],"many":[115],"unusable":[116],"signals":[117],"LUTs":[122],"can":[123,141],"efficiently":[125],"eliminated.":[126],"The":[127],"experimental":[128],"results":[129],"on":[130],"industrial":[131],"having":[133],"real":[134],"bugs":[135],"show":[136],"our":[138],"proposed":[139],"automatically":[142],"designs.":[145]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}