{"id":"https://openalex.org/W2054606206","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673245","title":"Automatic netlist scrambling methodology in ASIC design flow to hinder the reverse engineering","display_name":"Automatic netlist scrambling methodology in ASIC design flow to hinder the reverse engineering","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2054606206","doi":"https://doi.org/10.1109/vlsi-soc.2013.6673245","mag":"2054606206"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2013.6673245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063963670","display_name":"Sharareh Zamanzadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Sharareh Zamanzadeh","raw_affiliation_strings":["School of Electrical and Computer Engineering, Shahid Beheshti University, G. C","Sch. of Electr. & Comput. Eng., Shahid Beheshti Univ., Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Shahid Beheshti University, G. C","institution_ids":["https://openalex.org/I48379061"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng., Shahid Beheshti Univ., Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006710857","display_name":"Ali Jahanian","orcid":"https://orcid.org/0000-0003-2292-4135"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Jahanian","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Shahid Beheshti University, G. C","Dept. of Electr. & Comput. Eng. Shahid Beheshti University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Shahid Beheshti University, G. C","institution_ids":["https://openalex.org/I48379061"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng. Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063963670"],"corresponding_institution_ids":["https://openalex.org/I48379061"],"apc_list":null,"apc_paid":null,"fwci":0.9456,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.76261048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"28","issue":null,"first_page":"52","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9368385672569275},{"id":"https://openalex.org/keywords/scrambling","display_name":"Scrambling","score":0.8997986316680908},{"id":"https://openalex.org/keywords/reverse-engineering","display_name":"Reverse engineering","score":0.8521616458892822},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7319720983505249},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6787733435630798},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5532078146934509},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5079362988471985},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4989478588104248},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.47076085209846497},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36531496047973633},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3516506552696228},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.28982964158058167},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22046157717704773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21482506394386292},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.17144745588302612},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16297471523284912},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07969361543655396}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9368385672569275},{"id":"https://openalex.org/C182548165","wikidata":"https://www.wikidata.org/wiki/Q2261483","display_name":"Scrambling","level":2,"score":0.8997986316680908},{"id":"https://openalex.org/C207850805","wikidata":"https://www.wikidata.org/wiki/Q269608","display_name":"Reverse engineering","level":2,"score":0.8521616458892822},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7319720983505249},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6787733435630798},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5532078146934509},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5079362988471985},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4989478588104248},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.47076085209846497},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36531496047973633},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3516506552696228},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.28982964158058167},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22046157717704773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21482506394386292},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.17144745588302612},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16297471523284912},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07969361543655396},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2013.6673245","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2013.6673245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2033040731","https://openalex.org/W2078139022","https://openalex.org/W2106722176","https://openalex.org/W2110601965","https://openalex.org/W2124954128","https://openalex.org/W2144762528","https://openalex.org/W2156256511","https://openalex.org/W3141044146","https://openalex.org/W3150532282","https://openalex.org/W6676112104","https://openalex.org/W6676585614"],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2123076670","https://openalex.org/W2038511870","https://openalex.org/W2543290882","https://openalex.org/W2126475478","https://openalex.org/W2326620043","https://openalex.org/W4386859294","https://openalex.org/W2304374807","https://openalex.org/W2108495667","https://openalex.org/W2102933388"],"abstract_inverted_index":{"Reverse":[0],"engineering":[1,84],"is":[2,17,25,61,70],"a":[3,22,57],"great":[4],"peril":[5],"for":[6,35],"hardware":[7],"security":[8],"especially":[9],"when":[10],"functional":[11],"behavior":[12],"extraction":[13],"of":[14,32,67,94],"the":[15,29,33,40,44,68,74],"circuit":[16,69],"needed.":[18],"In":[19,43],"this":[20],"paper":[21],"novel":[23],"method":[24],"presented":[26,54],"to":[27],"obfuscate":[28],"wiring":[30,65],"topology":[31,66],"design":[34,59],"hindering":[36],"or":[37,88],"even":[38,89],"preventing":[39],"reverse":[41,83],"engineering.":[42],"proposed":[45,62],"methodology,":[46],"new":[47],"standard":[48],"cells":[49],"(Wire":[50],"Scrambling":[51],"cells)":[52],"are":[53],"and":[55,101],"then,":[56],"physical":[58],"methodology":[60],"in":[63,92,97],"which":[64],"scrambled":[71],"automatically":[72],"using":[73],"suggested":[75],"wire":[76,103],"scrambling":[77],"cells.":[78],"Experimental":[79],"results":[80],"show":[81],"that":[82],"can":[85],"be":[86],"hindered":[87],"practically":[90],"protected":[91],"cost":[93],"negligible":[95],"overheads":[96],"area,":[98],"power":[99],"consumption":[100],"total":[102],"length.":[104]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}