{"id":"https://openalex.org/W2156519590","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379047","title":"A high-throughput and low-latency interconnection network for multi-core Clusters with 3-D stacked L2 tightly-coupled data memory","display_name":"A high-throughput and low-latency interconnection network for multi-core Clusters with 3-D stacked L2 tightly-coupled data memory","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2156519590","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379047","mag":"2156519590"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2012.6379047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/181839","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037212268","display_name":"Kyungsu Kang","orcid":"https://orcid.org/0000-0002-6955-578X"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kyungsu Kang","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5037212268"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9972,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.88019504,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.769317090511322},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7206724286079407},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5530611872673035},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5248035192489624},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4696682393550873},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.44553306698799133},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.44232267141342163},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41190651059150696},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41132378578186035},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3538118600845337},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.34534239768981934},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14509275555610657}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.769317090511322},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7206724286079407},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5530611872673035},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5248035192489624},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4696682393550873},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.44553306698799133},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.44232267141342163},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41190651059150696},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41132378578186035},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3538118600845337},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.34534239768981934},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14509275555610657},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/vlsi-soc.2012.6379047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.255.6591","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.255.6591","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:cris.unibo.it:11585/132958","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/132958","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:infoscience.epfl.ch:181839","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/181839","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:181839","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/181839","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1488584612","https://openalex.org/W1998547487","https://openalex.org/W2015198187","https://openalex.org/W2101381471","https://openalex.org/W2107304970","https://openalex.org/W2108368155","https://openalex.org/W2114295495","https://openalex.org/W2120421514","https://openalex.org/W2131413854","https://openalex.org/W2131553000","https://openalex.org/W2132829148","https://openalex.org/W2146451305","https://openalex.org/W2155707315","https://openalex.org/W3139689176","https://openalex.org/W3148613010","https://openalex.org/W4250657101","https://openalex.org/W4251269788","https://openalex.org/W4256216617","https://openalex.org/W6677153472"],"related_works":["https://openalex.org/W2393701163","https://openalex.org/W4232546846","https://openalex.org/W2011081932","https://openalex.org/W2387382509","https://openalex.org/W2116209852","https://openalex.org/W3205411230","https://openalex.org/W4286899009","https://openalex.org/W9168048","https://openalex.org/W4300849822","https://openalex.org/W4376480820"],"abstract_inverted_index":{"Abstract":[0],"\u2014":[1],"The":[2],"performance":[3,23,140],"of":[4,24,51,106,116,122],"most":[5],"digital":[6],"systems":[7],"today":[8],"is":[9,88],"limited":[10],"by":[11,21,44],"the":[12,22,41,94,99,104,113,132,138],"interconnect":[13],"latency":[14],"between":[15,70],"logic":[16,25],"and":[17,67,73,141],"memory,":[18],"rather":[19],"than":[20],"or":[26],"memory":[27,47,118,152],"itself.":[28],"Threedimensional":[29],"(3-D)":[30],"integration":[31],"using":[32],"through-silicon-vias":[33],"(TSVs)":[34],"may":[35],"provide":[36],"a":[37,52,60],"solution":[38],"to":[39,64,82,91,124,146],"overcome":[40],"scaling":[42],"limitations":[43],"stacking":[45,119,153],"multiple":[46],"dies":[48],"on":[49],"top":[50],"many-core":[53],"die.":[54],"In":[55],"this":[56],"paper,":[57],"we":[58],"propose":[59],"Mesh-of-Trees":[61],"(MoT)":[62],"network":[63,85,101,134],"support":[65],"high-throughput":[66],"low-latency":[68],"communication":[69],"processing":[71],"cores":[72],"3-D":[74,92,117,151],"stacked":[75],"multi-banked":[76],"shared":[77],"L2":[78],"data":[79],"memory.":[80],"Compared":[81],"conventional":[83],"MoT":[84],"[5]":[86],"that":[87,98,130],"straightforwardly":[89],"adapted":[90],"integration,":[93],"experimental":[95],"results":[96],"show":[97],"proposed":[100],"significantly":[102],"improves":[103],"number":[105,121],"operations":[107],"per":[108],"second.":[109],"We":[110],"also":[111],"investigate":[112],"architecture":[114],"parameters":[115],"(e.g.,":[120],"tiers":[123],"be":[125],"stacked,":[126],"TSV":[127],"sharing,":[128],"etc.)":[129],"affect":[131],"interconnection":[133],"as":[135,137],"well":[136],"system":[139],"fabrication":[142],"cost,":[143],"which":[144],"permits":[145],"explore":[147],"trade-offs":[148],"among":[149],"different":[150],"architectures.":[154],"I.":[155]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}