{"id":"https://openalex.org/W2140241622","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379044","title":"FPGA power reduction by guarded evaluation considering physical information","display_name":"FPGA power reduction by guarded evaluation considering physical information","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2140241622","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379044","mag":"2140241622"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2012.6379044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071220142","display_name":"Chirag Ravishankar","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Chirag Ravishankar","raw_affiliation_strings":["[Electrical & Computer Engineering, University of Waterloo, Canada]"],"affiliations":[{"raw_affiliation_string":"[Electrical & Computer Engineering, University of Waterloo, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007026340","display_name":"Andrew Kennings","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Kennings","raw_affiliation_strings":["[Electrical & Computer Engineering, University of Waterloo, Canada]"],"affiliations":[{"raw_affiliation_string":"[Electrical & Computer Engineering, University of Waterloo, Canada]","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason Anderson","raw_affiliation_strings":["[Electrical and computer engineering, University of Toronto, Canada]"],"affiliations":[{"raw_affiliation_string":"[Electrical and computer engineering, University of Toronto, Canada]","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071220142"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15905805,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"271","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7844453454017639},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7630119323730469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6479909420013428},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5290338397026062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34769436717033386},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32570862770080566},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.098451167345047}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7844453454017639},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7630119323730469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6479909420013428},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5290338397026062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34769436717033386},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32570862770080566},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.098451167345047},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2012.6379044","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379044","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1480203124","https://openalex.org/W1719300925","https://openalex.org/W1977850862","https://openalex.org/W2045726766","https://openalex.org/W2101356024","https://openalex.org/W2113645429","https://openalex.org/W2114464619","https://openalex.org/W2126814059","https://openalex.org/W2141752451","https://openalex.org/W2155764480","https://openalex.org/W2162969296","https://openalex.org/W4241249008","https://openalex.org/W6628986111","https://openalex.org/W6637449779","https://openalex.org/W6662167024"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W2742986847","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"We":[0,13],"reconsider":[1],"guarded":[2,17],"evaluation":[3,18],"as":[4,19],"a":[5,44],"means":[6],"to":[7,39],"reduce":[8],"FPGA":[9,28],"dynamic":[10],"power":[11,65],"consumption.":[12],"augment":[14],"and":[15,42,83],"evaluate":[16],"proposed":[20],"in":[21,33,59,79],"[1]":[22],"after":[23,69],"different":[24],"stages":[25],"of":[26,49],"the":[27,34,40,60],"CAD":[29],"flow.":[30],"Guarding":[31],"later":[32,58],"flow":[35,61],"provides":[36],"more":[37,45],"feedback":[38],"algorithm":[41],"yields":[43,62],"effective":[46],"cost-benefit":[47],"analysis":[48],"newly":[50],"added":[51],"signals.":[52],"Numerical":[53],"results":[54,78],"show":[55],"that":[56],"guarding":[57,68],"slightly":[63],"less":[64,84],"savings":[66],"versus":[67],"technology":[70],"mapping.":[71],"However,":[72],"fewer":[73,80],"guards":[74],"are":[75],"inserted":[76],"which":[77],"netlist":[81],"changes":[82],"impact":[85],"on":[86],"routing":[87],"resource":[88],"usage.":[89]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}