{"id":"https://openalex.org/W3148161653","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379043","title":"The impact of synchronization in message passing while scaling multi-core MPSoC systems","display_name":"The impact of synchronization in message passing while scaling multi-core MPSoC systems","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W3148161653","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379043","mag":"3148161653"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2012.6379043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003706045","display_name":"Victor Frederico Silva","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Victor Frederico Silva","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059213893","display_name":"Cantidio de Oliveira Fontes","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cantidio de Oliveira Fontes","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5058155284","display_name":"Fl\u00e1vio Rech Wagner","orcid":"https://orcid.org/0000-0003-2199-2785"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Flavio Rech Wagner","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003706045"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.44411817,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"267","last_page":"270"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9267088770866394},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7696341276168823},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7408463358879089},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.6031023263931274},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47283703088760376},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.46897873282432556},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.42964133620262146},{"id":"https://openalex.org/keywords/message-passing","display_name":"Message passing","score":0.41502827405929565},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4092671573162079},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3829762935638428},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.37899988889694214},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3656935691833496},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2844855487346649},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10135170817375183},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.07730278372764587}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9267088770866394},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7696341276168823},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7408463358879089},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.6031023263931274},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47283703088760376},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.46897873282432556},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.42964133620262146},{"id":"https://openalex.org/C854659","wikidata":"https://www.wikidata.org/wiki/Q1859284","display_name":"Message passing","level":2,"score":0.41502827405929565},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4092671573162079},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3829762935638428},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.37899988889694214},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3656935691833496},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2844855487346649},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10135170817375183},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.07730278372764587},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2012.6379043","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1606621385","https://openalex.org/W1972955159","https://openalex.org/W2059233409","https://openalex.org/W2063749661","https://openalex.org/W2084557272","https://openalex.org/W2091580198","https://openalex.org/W2104085789","https://openalex.org/W2172073172"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2092587530","https://openalex.org/W2113449380","https://openalex.org/W3146394219","https://openalex.org/W2012131147","https://openalex.org/W2157008728"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}