{"id":"https://openalex.org/W2099472907","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379036","title":"Aging-aware caches with graceful degradation of performance","display_name":"Aging-aware caches with graceful degradation of performance","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2099472907","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379036","mag":"2099472907"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2012.6379036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038672572","display_name":"Haroon Mahmood","orcid":"https://orcid.org/0000-0003-4675-1689"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Haroon Mahmood","raw_affiliation_strings":["Politecnico di Torino, 10129 ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, 10129 ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Massimo Poncino","raw_affiliation_strings":["Politecnico di Torino, 10129 ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, 10129 ITALY","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043364325","display_name":"Mirko Loghi","orcid":"https://orcid.org/0000-0001-7876-3612"},"institutions":[{"id":"https://openalex.org/I129043915","display_name":"University of Udine","ror":"https://ror.org/05ht0mh31","country_code":"IT","type":"education","lineage":["https://openalex.org/I129043915"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mirko Loghi","raw_affiliation_strings":["University of Udine, 33100, ITALY"],"affiliations":[{"raw_affiliation_string":"University of Udine, 33100, ITALY","institution_ids":["https://openalex.org/I129043915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Enrico Macii","raw_affiliation_strings":["Politecnico di Torino, 10129 ITALY"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, 10129 ITALY","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038672572"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.249,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62336876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"237","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7725588083267212},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7082703113555908},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6896690130233765},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.5198841094970703},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5055639743804932},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.4988267421722412},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.48577526211738586},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4800606667995453},{"id":"https://openalex.org/keywords/countermeasure","display_name":"Countermeasure","score":0.45386528968811035},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4486531913280487},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.44098100066185},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4063138961791992},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27319496870040894},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.145856112241745},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13092929124832153},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.11681404709815979},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11466372013092041},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11251568794250488},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10292971134185791}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7725588083267212},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7082703113555908},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6896690130233765},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.5198841094970703},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5055639743804932},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.4988267421722412},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.48577526211738586},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4800606667995453},{"id":"https://openalex.org/C21593369","wikidata":"https://www.wikidata.org/wiki/Q1032176","display_name":"Countermeasure","level":2,"score":0.45386528968811035},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4486531913280487},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.44098100066185},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4063138961791992},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27319496870040894},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.145856112241745},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13092929124832153},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.11681404709815979},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11466372013092041},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11251568794250488},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10292971134185791},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2012.6379036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2503313","is_oa":false,"landing_page_url":"http://porto.polito.it/2503313/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1686420892","https://openalex.org/W1968564509","https://openalex.org/W1989662831","https://openalex.org/W1992606304","https://openalex.org/W1998654458","https://openalex.org/W2011920948","https://openalex.org/W2080612374","https://openalex.org/W2088642150","https://openalex.org/W2113115586","https://openalex.org/W2126357937","https://openalex.org/W2146787584","https://openalex.org/W3144243563","https://openalex.org/W3147784729","https://openalex.org/W3150382070","https://openalex.org/W4235106764","https://openalex.org/W4248310916","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W3150866391","https://openalex.org/W2112214579","https://openalex.org/W2310523918","https://openalex.org/W4200470254","https://openalex.org/W2186949690","https://openalex.org/W2154109900","https://openalex.org/W3019064768","https://openalex.org/W3019683061","https://openalex.org/W3186016413","https://openalex.org/W3173293443"],"abstract_inverted_index":{"Aging":[0],"of":[1,8,27,42,51,57],"transistors":[2],"can":[3,69,138],"substantially":[4],"shorten":[5],"the":[6,16,24,49,52,72,119,132],"lifetime":[7,143],"devices":[9],"in":[10],"sub-nanometric":[11],"technologies.":[12],"Without":[13],"any":[14],"countermeasure,":[15],"first":[17],"component":[18],"which":[19,96],"becomes":[20],"unreliable":[21,114],"will":[22,112,121],"determine":[23],"life":[25],"span":[26],"an":[28],"entire":[29],"device.":[30],"This":[31],"problem":[32],"is":[33,85],"even":[34],"more":[35],"relevant":[36],"for":[37],"memory":[38],"arrays,":[39],"where":[40],"failure":[41,50],"a":[43,66,93,152],"single":[44],"SRAM":[45],"cell":[46,99],"would":[47],"cause":[48],"whole":[53],"system.":[54],"Traditional":[55],"implementation":[56],"power":[58,153],"management":[59],"by":[60,76,101],"turning":[61],"idle":[62],"cache":[63,94,120],"lines":[64],"into":[65],"low-energy":[67],"state":[68],"also":[70],"mitigate":[71],"aging":[73,129],"effects":[74],"caused":[75],"Negative":[77],"Bias":[78],"Temperature":[79],"Instability":[80],"(NBTI)":[81],"provided":[82],"that":[83],"idleness":[84],"correctly":[86],"exploited.":[87],"In":[88],"this":[89,107],"work,":[90],"we":[91,137],"propose":[92],"structure":[95],"deals":[97],"with":[98,124,131,149],"failures":[100],"gracefully":[102],"degrading":[103],"its":[104],"performance.":[105],"By":[106],"partitioning-based":[108],"strategy,":[109],"various":[110],"sub-blocks":[111],"become":[113],"at":[115],"different":[116],"times,":[117],"and":[118,145],"keep":[122],"functioning":[123],"reduced":[125],"efficiency.":[126],"Coupling":[127],"such":[128],"mitigation":[130],"resulting":[133],"energy":[134,147],"reduction":[135],"techniques":[136],"obtain":[139],"up":[140],"to":[141,151],"2.5x":[142],"extension":[144],"40%":[146],"savings":[148],"respect":[150],"managed":[154],"cache.":[155]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}