{"id":"https://openalex.org/W2115167637","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379032","title":"Methodology for early estimation of hierarchical routing resources in 3D FPGAs","display_name":"Methodology for early estimation of hierarchical routing resources in 3D FPGAs","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2115167637","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379032","mag":"2115167637"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2012.6379032","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2324/26568","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042538382","display_name":"Krishna Chaitanya Nunna","orcid":"https://orcid.org/0000-0002-5146-3481"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Krishna Chaitanya Nunna","raw_affiliation_strings":["Department of Advanced Informatics, Kyushu University, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Advanced Informatics, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070588025","display_name":"Farhad Mehdipour","orcid":"https://orcid.org/0000-0002-0357-6182"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Farhad Mehdipour","raw_affiliation_strings":["[E-JUST Center, Kyushu University, Fukuoka, JAPAN]"],"affiliations":[{"raw_affiliation_string":"[E-JUST Center, Kyushu University, Fukuoka, JAPAN]","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101029241","display_name":"Masayoshi Yoshimura","orcid":null},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masayoshi Yoshimura","raw_affiliation_strings":["Department of Advanced Informatics, Kyushu University, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Advanced Informatics, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058208077","display_name":"Kazuaki Murakami","orcid":"https://orcid.org/0000-0002-5479-2600"},"institutions":[{"id":"https://openalex.org/I135598925","display_name":"Kyushu University","ror":"https://ror.org/00p4k0j84","country_code":"JP","type":"education","lineage":["https://openalex.org/I135598925"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuaki Murakami","raw_affiliation_strings":["Department of Advanced Informatics, Kyushu University, Fukuoka, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Advanced Informatics, Kyushu University, Fukuoka, Japan","institution_ids":["https://openalex.org/I135598925"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5042538382"],"corresponding_institution_ids":["https://openalex.org/I135598925"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61883607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6984240412712097},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6775661110877991},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6405959129333496},{"id":"https://openalex.org/keywords/estimation","display_name":"Estimation","score":0.5660358667373657},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.388930082321167},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33748239278793335},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22569647431373596},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11003416776657104},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.09892916679382324}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6984240412712097},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6775661110877991},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6405959129333496},{"id":"https://openalex.org/C96250715","wikidata":"https://www.wikidata.org/wiki/Q965330","display_name":"Estimation","level":2,"score":0.5660358667373657},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.388930082321167},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33748239278793335},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22569647431373596},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11003416776657104},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.09892916679382324}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2012.6379032","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:catalog.lib.kyushu-u.ac.jp:2324/26568","is_oa":true,"landing_page_url":"http://hdl.handle.net/2324/26568","pdf_url":null,"source":{"id":"https://openalex.org/S4306400832","display_name":"Kyushu University Institutional Repository (QIR) (Kyushu University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135598925","host_organization_name":"Kyushu University","host_organization_lineage":["https://openalex.org/I135598925"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI and System-on-Chip (VLSI-SoC), 2012 IEEE/IFIP 20th International Conference on","raw_type":"conference paper"}],"best_oa_location":{"id":"pmh:oai:catalog.lib.kyushu-u.ac.jp:2324/26568","is_oa":true,"landing_page_url":"http://hdl.handle.net/2324/26568","pdf_url":null,"source":{"id":"https://openalex.org/S4306400832","display_name":"Kyushu University Institutional Repository (QIR) (Kyushu University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135598925","host_organization_name":"Kyushu University","host_organization_lineage":["https://openalex.org/I135598925"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI and System-on-Chip (VLSI-SoC), 2012 IEEE/IFIP 20th International Conference on","raw_type":"conference paper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1590243758","https://openalex.org/W1970296212","https://openalex.org/W2015540924","https://openalex.org/W2028954821","https://openalex.org/W2095558812","https://openalex.org/W2125469204","https://openalex.org/W2131294285","https://openalex.org/W2139637699","https://openalex.org/W2146306637","https://openalex.org/W2152446494","https://openalex.org/W2168261632","https://openalex.org/W2170034300","https://openalex.org/W2170510975","https://openalex.org/W4242608849"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W3146360095","https://openalex.org/W2110265185","https://openalex.org/W2002559064","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2154356865"],"abstract_inverted_index":{"Power":[0,16],"becomes":[1],"an":[2,19,123],"ever-increasing":[3],"concern":[4],"due":[5,41],"to":[6,32,42,86],"the":[7,12,34,43,77,92,113,119],"growing":[8],"design":[9,24,35],"complexity":[10],"and":[11,127,144],"shrinking":[13],"process":[14],"technology.":[15],"estimation":[17,63],"at":[18],"early":[20,62],"stage":[21],"of":[22,64,79,95,109,121,137],"electronic":[23],"automation":[25],"(EDA)":[26],"flow":[27,71],"is":[28,46,116],"essential":[29],"in":[30,49,98],"order":[31],"handle":[33],"issues":[36],"much":[37],"earlier.":[38],"Also":[39],"power":[40],"routing":[44,66,96],"resources":[45,67],"a":[47,59,83,88,99,103,107,134],"dominant":[48],"field-programmable":[50],"gate":[51],"arrays":[52],"(FPGAs).":[53],"In":[54],"this":[55],"paper,":[56],"we":[57],"introduce":[58],"methodology":[60,115],"for":[61,72,90,102,130,139],"hierarchical":[65],"targeting":[68],"power-aware":[69],"EDA":[70],"three-dimensional":[73],"FPGAs.":[74,131],"We":[75,132],"analyze":[76],"behavior":[78],"wire":[80],"segments":[81,97,146],"on":[82],"two-dimensional":[84],"plane":[85],"derive":[87],"model":[89],"estimating":[91],"required":[93],"number":[94,108],"3D":[100,125],"FPGA":[101],"given":[104],"circuit.":[105],"For":[106],"MCNC":[110],"benchmark":[111,151],"circuits,":[112],"proposed":[114],"validated":[117],"against":[118],"output":[120],"TPR,":[122],"academic":[124],"place":[126],"route":[128],"tool":[129],"achieved":[133],"mean":[135],"error":[136],"29.04%":[138],"segmented":[140],"wires;":[141],"single-length,":[142],"double-length":[143],"hex-length":[145],"among":[147],"all":[148],"14":[149],"selected":[150],"circuits.":[152]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}