{"id":"https://openalex.org/W2125808184","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379025","title":"A scalable model based RTL framework zamiaCAD for static analysis","display_name":"A scalable model based RTL framework zamiaCAD for static analysis","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2125808184","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379025","mag":"2125808184"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2012.6379025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024559879","display_name":"Anton T\u0161epurov","orcid":null},"institutions":[{"id":"https://openalex.org/I193629610","display_name":"Tallinn University","ror":"https://ror.org/05mey9k78","country_code":"EE","type":"education","lineage":["https://openalex.org/I193629610"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Anton Tsepurov","raw_affiliation_strings":["Dept. of Computer Engineering, Tallinn UT, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Tallinn UT, Estonia","institution_ids":["https://openalex.org/I193629610"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075807972","display_name":"Gunter Bartsch","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gunter Bartsch","raw_affiliation_strings":["zamiaCAD project founder, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"zamiaCAD project founder, Stuttgart, Germany","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036396004","display_name":"Rainer Dorsch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095996","display_name":"IBM (Germany)","ror":"https://ror.org/00pm7rm97","country_code":"DE","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210095996"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rainer Dorsch","raw_affiliation_strings":["IBM Research and Development GmbH, B\u00f6blingen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research and Development GmbH, B\u00f6blingen, Germany","institution_ids":["https://openalex.org/I4210095996"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I193629610","display_name":"Tallinn University","ror":"https://ror.org/05mey9k78","country_code":"EE","type":"education","lineage":["https://openalex.org/I193629610"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Dept. of Computer Engineering, Tallinn UT, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Tallinn UT, Estonia","institution_ids":["https://openalex.org/I193629610"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I193629610","display_name":"Tallinn University","ror":"https://ror.org/05mey9k78","country_code":"EE","type":"education","lineage":["https://openalex.org/I193629610"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Dept. of Computer Engineering, Tallinn UT, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Tallinn UT, Estonia","institution_ids":["https://openalex.org/I193629610"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046515947","display_name":"Valentin Tihhomirov","orcid":null},"institutions":[{"id":"https://openalex.org/I193629610","display_name":"Tallinn University","ror":"https://ror.org/05mey9k78","country_code":"EE","type":"education","lineage":["https://openalex.org/I193629610"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Valentin Tihhomirov","raw_affiliation_strings":["Dept. of Computer Engineering, Tallinn UT, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Engineering, Tallinn UT, Estonia","institution_ids":["https://openalex.org/I193629610"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3433,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.88715074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"171","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.781530499458313},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5614756941795349},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.454764187335968},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41447943449020386},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36421382427215576},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17774048447608948}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.781530499458313},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5614756941795349},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.454764187335968},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41447943449020386},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36421382427215576},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17774048447608948}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2012.6379025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.5799999833106995}],"awards":[],"funders":[{"id":"https://openalex.org/F4320338370","display_name":"FP7 Information and Communication Technologies","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1528278469","https://openalex.org/W2042714660","https://openalex.org/W2072627547","https://openalex.org/W2087966340","https://openalex.org/W2124618076","https://openalex.org/W2214704666","https://openalex.org/W2975490638","https://openalex.org/W4235775353","https://openalex.org/W6768143035"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2389214306","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W121182129"],"abstract_inverted_index":{"As":[0,73],"of":[1,24,81,92,104,112],"today,":[2],"RTL":[3,52],"still":[4],"remains":[5],"the":[6,79,90,96,105,113,133],"primary":[7],"abstraction":[8],"level":[9],"for":[10,51,107],"VLSI":[11],"SoC":[12],"design":[13,17,53,55,93,98],"entry":[14],"and":[15,27,54,61,68,100],"state-of-the-art":[16],"flows":[18],"need":[19],"to":[20,29,127,132],"cope":[21],"with":[22,130],"designs":[23,121],"enormous":[25],"size,":[26],"thus,":[28],"scale":[30],"well.":[31],"This":[32],"paper":[33],"presents":[34],"an":[35,74,102],"open-source":[36],"framework":[37,76],"zamiaCAD":[38,124],"based":[39],"on":[40,118],"a":[41,47,66],"scalable":[42,97],"model":[43,99,106],"that":[44,123],"includes":[45],"both,":[46],"comprehensive":[48],"elaboration":[49,94],"front-end":[50],"processing":[56],"back-end":[57,114],"flows.":[58],"The":[59],"persistence":[60],"scalability":[62,134],"are":[63],"guaranteed":[64],"by":[65],"custom-designed":[67],"highly":[69],"optimized":[70],"object":[71],"database.":[72],"HDL-centric":[75],"it":[77],"follows":[78],"concept":[80],"non-intrusiveness.":[82],"In":[83],"this":[84],"paper,":[85],"we":[86],"discuss":[87],"in":[88],"detail":[89],"concepts":[91],"into":[95],"present":[101],"evaluation":[103],"static":[108],"analysis":[109],"as":[110],"one":[111],"applications.":[115],"Experimental":[116],"results":[117],"very":[119],"large":[120],"show":[122],"compares":[125],"favorable":[126],"other":[128],"frameworks":[129],"respect":[131],"aspects.":[135]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}