{"id":"https://openalex.org/W2164321609","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379024","title":"A physical design study of fabscalar-generated superscalar cores","display_name":"A physical design study of fabscalar-generated superscalar cores","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2164321609","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379024","mag":"2164321609"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2012.6379024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086305721","display_name":"Niket K. Choudhary","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Niket K. Choudhary","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, North Carolina State University, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, North Carolina State University, USA#TAB#","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015296733","display_name":"Brandon H. Dwiel","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brandon H. Dwiel","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, North Carolina State University, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, North Carolina State University, USA#TAB#","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090803057","display_name":"Eric Rotenberg","orcid":"https://orcid.org/0000-0002-0406-1973"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Rotenberg","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, North Carolina State University, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, North Carolina State University, USA#TAB#","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086305721"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69542814,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"165","last_page":"170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.9040260910987854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6291506290435791},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49752214550971985},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.4895645081996918},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37321794033050537}],"concepts":[{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.9040260910987854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6291506290435791},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49752214550971985},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4895645081996918},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37321794033050537}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2012.6379024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379024","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320322014","display_name":"Ministry of Food and Drug Safety","ror":"https://ror.org/01f7dp456"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1970900297","https://openalex.org/W1987003477","https://openalex.org/W2073198152","https://openalex.org/W2103670614","https://openalex.org/W2111046960","https://openalex.org/W2123412482","https://openalex.org/W2132269288","https://openalex.org/W2150722965","https://openalex.org/W2161864047","https://openalex.org/W2211326676","https://openalex.org/W2525456387","https://openalex.org/W4229693094"],"related_works":["https://openalex.org/W2383295287","https://openalex.org/W1977470888","https://openalex.org/W2131679972","https://openalex.org/W2170860052","https://openalex.org/W2150776253","https://openalex.org/W4246045282","https://openalex.org/W4300808405","https://openalex.org/W117871465","https://openalex.org/W2071915432","https://openalex.org/W1976586154"],"abstract_inverted_index":{"FabScalar":[0,21],"is":[1,22],"a":[2,23],"recently":[3],"published":[4],"tool":[5],"for":[6],"automatically":[7],"generating":[8],"superscalar":[9,64],"cores,":[10],"of":[11,20,28,62],"different":[12],"pipeline":[13],"widths,":[14],"depths":[15],"and":[16,42],"sizes.":[17],"The":[18],"output":[19],"synthesizable":[24],"register-transfer-level":[25],"(RTL)":[26],"description":[27],"the":[29,56],"desired":[30],"core.":[31],"While":[32],"this":[33],"capability":[34],"makes":[35],"sophisticated":[36],"cores":[37],"more":[38],"accessible":[39],"to":[40,50],"designers":[41],"researchers,":[43],"meaningful":[44],"applications":[45],"require":[46],"reducing":[47],"RTL":[48],"descriptions":[49],"physical":[51,59],"designs.":[52],"This":[53],"paper":[54],"presents":[55],"first":[57],"systematic":[58],"design":[60],"study":[61],"FabScalar-generated":[63],"cores.":[65]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}