{"id":"https://openalex.org/W3144747272","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379020","title":"Interval arithmetic based input vector control for RTL subthreshold leakage minimization","display_name":"Interval arithmetic based input vector control for RTL subthreshold leakage minimization","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W3144747272","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379020","mag":"3144747272"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2012.6379020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051306802","display_name":"Shilpa Pendyala","orcid":"https://orcid.org/0000-0002-6345-8364"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Shilpa Pendyala","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5016167446","display_name":"Srinivas Katkoori","orcid":"https://orcid.org/0000-0002-7589-5836"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Srinivas Katkoori","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5051306802"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4969,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71950899,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"14","issue":null,"first_page":"141","last_page":"146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6314602494239807},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6179001927375793},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5948094129562378},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5877742171287537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5497354865074158},{"id":"https://openalex.org/keywords/interval-arithmetic","display_name":"Interval arithmetic","score":0.5159798264503479},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42643868923187256},{"id":"https://openalex.org/keywords/interval","display_name":"Interval (graph theory)","score":0.4170057773590088},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36716169118881226},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3328991234302521},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3003626763820648},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19251325726509094},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16322413086891174},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13488134741783142},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10525664687156677}],"concepts":[{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6314602494239807},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6179001927375793},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5948094129562378},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5877742171287537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5497354865074158},{"id":"https://openalex.org/C191252586","wikidata":"https://www.wikidata.org/wiki/Q1671453","display_name":"Interval arithmetic","level":3,"score":0.5159798264503479},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42643868923187256},{"id":"https://openalex.org/C2778067643","wikidata":"https://www.wikidata.org/wiki/Q166507","display_name":"Interval (graph theory)","level":2,"score":0.4170057773590088},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36716169118881226},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3328991234302521},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3003626763820648},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19251325726509094},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16322413086891174},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13488134741783142},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10525664687156677},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-soc.2012.6379020","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379020","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1556692483","https://openalex.org/W1580809199","https://openalex.org/W2008926433","https://openalex.org/W2043128052","https://openalex.org/W2046826624","https://openalex.org/W2069257560","https://openalex.org/W2069345435","https://openalex.org/W2076469371","https://openalex.org/W2104208957","https://openalex.org/W2113996606","https://openalex.org/W2155309348","https://openalex.org/W2164067134","https://openalex.org/W2164354609","https://openalex.org/W2165788555","https://openalex.org/W3140422905","https://openalex.org/W4232844436","https://openalex.org/W4244377709","https://openalex.org/W4251240676","https://openalex.org/W6681918595"],"related_works":["https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W3080559572","https://openalex.org/W2130544382","https://openalex.org/W2171305391","https://openalex.org/W2067581760","https://openalex.org/W2544418033","https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722"],"abstract_inverted_index":null,"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}