{"id":"https://openalex.org/W2146437820","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379012","title":"GMS: Generic memristive structure for non-volatile FPGAs","display_name":"GMS: Generic memristive structure for non-volatile FPGAs","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2146437820","doi":"https://doi.org/10.1109/vlsi-soc.2012.6379012","mag":"2146437820"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-soc.2012.6379012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/181838","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["LSI, EPFL, Lausanne, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"LSI, EPFL, Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055710356","display_name":"Davide Sacchetto","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Davide Sacchetto","raw_affiliation_strings":["[LSM, EPFL, Lausanne, Switzerland]"],"affiliations":[{"raw_affiliation_string":"[LSM, EPFL, Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111926197","display_name":"Shashikanth Bobba","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Shashikanth Bobba","raw_affiliation_strings":["LSI, EPFL, Lausanne, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"LSI, EPFL, Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["[LSM, EPFL, Lausanne, Switzerland]"],"affiliations":[{"raw_affiliation_string":"[LSM, EPFL, Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["LSI, EPFL, Lausanne, Switzerland#TAB#"],"affiliations":[{"raw_affiliation_string":"LSI, EPFL, Lausanne, Switzerland#TAB#","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5002568331"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":3.4857,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.93205177,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"94","last_page":"98"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8954905271530151},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8216094970703125},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6706885099411011},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.604804277420044},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5189749598503113},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4884749948978424},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4444524645805359},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.435047447681427},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4240749180316925},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40812286734580994},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36962923407554626},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24903446435928345},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1914314329624176},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09754642844200134},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07326507568359375}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8954905271530151},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8216094970703125},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6706885099411011},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.604804277420044},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5189749598503113},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4884749948978424},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4444524645805359},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.435047447681427},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4240749180316925},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40812286734580994},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36962923407554626},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24903446435928345},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1914314329624176},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09754642844200134},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07326507568359375}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vlsi-soc.2012.6379012","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-soc.2012.6379012","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:181838","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/181838","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:181838","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/181838","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1977773606","https://openalex.org/W2006798699","https://openalex.org/W2027345049","https://openalex.org/W2036875932","https://openalex.org/W2045617353","https://openalex.org/W2064756415","https://openalex.org/W2114211776","https://openalex.org/W2120544688","https://openalex.org/W2136983830","https://openalex.org/W2139580250","https://openalex.org/W2155316178","https://openalex.org/W2168972302","https://openalex.org/W6657431293"],"related_works":["https://openalex.org/W2258948885","https://openalex.org/W2106343578","https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450"],"abstract_inverted_index":{"The":[0,28],"invention":[1],"of":[2,72],"the":[3,45,51,65,69,89],"memristor":[4],"enables":[5],"new":[6],"possibilities":[7],"for":[8,24,36,40,58,64,94],"computation":[9],"and":[10,80,91],"non-volatile":[11],"memory":[12],"storage.":[13],"In":[14],"this":[15],"paper":[16],"we":[17],"propose":[18],"a":[19,62],"Generic":[20],"Memristive":[21],"Structure":[22],"(GMS)":[23],"3-D":[25],"FPGA":[26,84],"applications.":[27],"GMS":[29,53,76],"cell":[30,54,77],"is":[31,78,86],"demonstrated":[32,87],"to":[33],"be":[34,56],"utilized":[35,57],"steering":[37],"logic":[38],"useful":[39],"multiplexing":[41],"signals,":[42],"thus":[43],"replacing":[44],"traditional":[46],"pass-gates":[47],"in":[48,68,83],"FPGAs.":[49,73],"Moreover,":[50],"same":[52],"can":[55],"programmable":[59],"memories":[60],"as":[61],"replacement":[63],"SRAMs":[66],"employed":[67],"look-up":[70],"tables":[71],"A":[74],"fabricated":[75],"presented":[79],"its":[81],"use":[82],"architecture":[85],"by":[88],"area":[90],"delay":[92],"improvement":[93],"several":[95],"architectural":[96],"benchmarks.":[97]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":9},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}