{"id":"https://openalex.org/W4229446324","doi":"https://doi.org/10.1109/vlsi-dat54769.2022.9768073","title":"SlewFTA: Functional Timing Analysis Considering Slew Propagation","display_name":"SlewFTA: Functional Timing Analysis Considering Slew Propagation","publication_year":2022,"publication_date":"2022-04-18","ids":{"openalex":"https://openalex.org/W4229446324","doi":"https://doi.org/10.1109/vlsi-dat54769.2022.9768073"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat54769.2022.9768073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat54769.2022.9768073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020495304","display_name":"Zong-Hua Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Zong-Hua Tsai","raw_affiliation_strings":["National Yang Ming Chiao Tung University (NYCU),Hsinchu,Taiwan (R.O.C.)","National Yang Ming Chiao Tung University (NYCU), Hsinchu, Taiwan (R.O.C.)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University (NYCU),Hsinchu,Taiwan (R.O.C.)","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Yang Ming Chiao Tung University (NYCU), Hsinchu, Taiwan (R.O.C.)","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045456913","display_name":"Aaron C.-W. Liang","orcid":"https://orcid.org/0000-0002-8237-0878"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]},{"id":"https://openalex.org/I21724602","display_name":"Hsuan Chuang University","ror":"https://ror.org/03a0cvz60","country_code":"TW","type":"education","lineage":["https://openalex.org/I21724602"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Aaron C.-W. Liang","raw_affiliation_strings":["NYCU,Hsinchu,Taiwan (R.O.C.)","NYCU, Hsinchu, Taiwan (R.O.C.)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NYCU,Hsinchu,Taiwan (R.O.C.)","institution_ids":["https://openalex.org/I21724602"]},{"raw_affiliation_string":"NYCU, Hsinchu, Taiwan (R.O.C.)","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100682308","display_name":"Charles H.\u2010P. Wen","orcid":"https://orcid.org/0000-0003-4623-9941"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]},{"id":"https://openalex.org/I21724602","display_name":"Hsuan Chuang University","ror":"https://ror.org/03a0cvz60","country_code":"TW","type":"education","lineage":["https://openalex.org/I21724602"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Charles H.-P. Wen","raw_affiliation_strings":["NYCU,Hsinchu,Taiwan (R.O.C.)","NYCU, Hsinchu, Taiwan (R.O.C.)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NYCU,Hsinchu,Taiwan (R.O.C.)","institution_ids":["https://openalex.org/I21724602"]},{"raw_affiliation_string":"NYCU, Hsinchu, Taiwan (R.O.C.)","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.9389758110046387},{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.7631018161773682},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.7569654583930969},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7262745499610901},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6602331399917603},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6421452164649963},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.6400986313819885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6141597032546997},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4792254567146301},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.4638386368751526},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4505848288536072},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4283744692802429},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1407797634601593},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13004571199417114},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10532411932945251}],"concepts":[{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.9389758110046387},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.7631018161773682},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.7569654583930969},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7262745499610901},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6602331399917603},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6421452164649963},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.6400986313819885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6141597032546997},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4792254567146301},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.4638386368751526},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4505848288536072},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4283744692802429},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1407797634601593},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13004571199417114},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10532411932945251},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat54769.2022.9768073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat54769.2022.9768073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1974368829","https://openalex.org/W2009515317","https://openalex.org/W2079771879","https://openalex.org/W2103379604","https://openalex.org/W2126905840","https://openalex.org/W2624843159","https://openalex.org/W2891365107","https://openalex.org/W4250458775","https://openalex.org/W4256665406","https://openalex.org/W6685395089","https://openalex.org/W6746506489"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W2145535176","https://openalex.org/W1927636319","https://openalex.org/W3015599398","https://openalex.org/W2792778858","https://openalex.org/W2188730438","https://openalex.org/W2367816239","https://openalex.org/W1570180536","https://openalex.org/W4229446324","https://openalex.org/W2158805860"],"abstract_inverted_index":{"Timing":[0],"analysis":[1,17,21],"is":[2,31,177],"an":[3,49],"essential":[4],"part":[5],"of":[6,37],"the":[7,34,38,61,66,76,85,95,108,131,160,169],"modern":[8,193],"VLSI":[9,194],"design":[10],"flow.":[11],"When":[12],"compared":[13],"to":[14,33,47,53,59,148,155,179],"static":[15],"timing":[16,20,184],"(STA),":[18],"functional":[19],"(FTA)":[22],"can":[23,42],"not":[24,93],"only":[25],"calculate":[26],"a":[27,80,113,119],"critical":[28,101,190],"delay":[29,36,87,162],"that":[30,123],"closer":[32],"true":[35],"circuit,":[39],"but":[40],"it":[41,74],"also":[43],"consider":[44],"its":[45],"function":[46],"generate":[48],"actual":[50],"input":[51,69],"pattern":[52],"induce":[54],"such":[55],"delay.":[56],"However,":[57],"similar":[58],"STA,":[60],"original":[62],"FTA":[63,105,147],"always":[64,94],"chooses":[65],"cell's":[67],"worst":[68,96],"slew":[70,125,132,142,152],"during":[71,100],"propagation":[72,126,133],"until":[73],"reaches":[75],"primary":[77],"outputs.":[78],"As":[79,112],"result,":[81,114],"this":[82,115],"estimate":[83],"for":[84,192],"final":[86,161],"may":[88],"be":[89,180],"overly":[90],"pessimistic.":[91],"Since":[92],"slews":[97],"are":[98,144],"propagated":[99],"path":[102],"derivation":[103],"in":[104,168],"when":[106],"considering":[107],"circuit's":[109],"Boolean":[110],"function.":[111],"paper":[116],"proposes":[117],"SlewFTA,":[118],"novel":[120],"functional-timing-analysis":[121],"engine":[122],"takes":[124],"into":[127,146],"account.":[128],"To":[129],"address":[130],"problem,":[134],"two":[135],"techniques":[136],"(1)":[137],"binary":[138],"search":[139],"and":[140,186],"(2)":[141],"shrinking":[143],"incorporated":[145],"more":[149,188],"realistically":[150],"model":[151],"propagation.":[153],"Comparing":[154],"FTA,":[156],"SlewFTA":[157,176],"further":[158],"reduces":[159],"by":[163],"6.38%":[164],"on":[165,172],"average":[166],"(10.46%":[167],"best":[170],"case)":[171],"12":[173],"benchmark":[174],"circuits.":[175],"demonstrated":[178],"effective":[181],"at":[182],"relaxing":[183],"margins":[185],"providing":[187],"realistic":[189],"paths":[191],"designs.":[195]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}