{"id":"https://openalex.org/W4229455242","doi":"https://doi.org/10.1109/vlsi-dat54769.2022.9768067","title":"Fast and efficient ResNN and Genetic optimization for PVT aware performance enhancement in digital circuits","display_name":"Fast and efficient ResNN and Genetic optimization for PVT aware performance enhancement in digital circuits","publication_year":2022,"publication_date":"2022-04-18","ids":{"openalex":"https://openalex.org/W4229455242","doi":"https://doi.org/10.1109/vlsi-dat54769.2022.9768067"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat54769.2022.9768067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat54769.2022.9768067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048927439","display_name":"Kushagra Agarwal","orcid":"https://orcid.org/0000-0002-3975-6548"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Kushagra Agarwal","raw_affiliation_strings":["International Institute of Information Technology,Hyderabad","International Institute of Information Technology, Hyderabad"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Hyderabad","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042883776","display_name":"Aryamaan Jain","orcid":"https://orcid.org/0000-0002-4521-2416"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aryamaan Jain","raw_affiliation_strings":["International Institute of Information Technology,Hyderabad","International Institute of Information Technology, Hyderabad"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Hyderabad","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021745462","display_name":"Deepthi Amuru","orcid":"https://orcid.org/0000-0003-0793-3244"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deepthi Amuru","raw_affiliation_strings":["International Institute of Information Technology,Hyderabad","International Institute of Information Technology, Hyderabad"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Hyderabad","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060396811","display_name":"Zia Abbas","orcid":"https://orcid.org/0000-0002-3747-3640"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Zia Abbas","raw_affiliation_strings":["International Institute of Information Technology,Hyderabad","International Institute of Information Technology, Hyderabad"],"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Hyderabad","institution_ids":["https://openalex.org/I64189192"]},{"raw_affiliation_string":"International Institute of Information Technology, Hyderabad","institution_ids":["https://openalex.org/I64189192"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048927439"],"corresponding_institution_ids":["https://openalex.org/I64189192"],"apc_list":null,"apc_paid":null,"fwci":0.6404,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.65553609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7111048102378845},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6301718950271606},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6083616018295288},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.49654561281204224},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49602803587913513},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4707522988319397},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.46417590975761414},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4602017104625702},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.441885381937027},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4395011365413666},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4315107464790344},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4189012050628662},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37944531440734863},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23797106742858887},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19425523281097412},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18475067615509033},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.16074395179748535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14957782626152039},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11674708127975464},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09770849347114563}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7111048102378845},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6301718950271606},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6083616018295288},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.49654561281204224},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49602803587913513},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4707522988319397},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.46417590975761414},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4602017104625702},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.441885381937027},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4395011365413666},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4315107464790344},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4189012050628662},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37944531440734863},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23797106742858887},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19425523281097412},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18475067615509033},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.16074395179748535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14957782626152039},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11674708127975464},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09770849347114563},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat54769.2022.9768067","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat54769.2022.9768067","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5899999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W604474622","https://openalex.org/W1790051488","https://openalex.org/W1829868563","https://openalex.org/W1994688141","https://openalex.org/W2097321959","https://openalex.org/W2128252711","https://openalex.org/W2170925473","https://openalex.org/W2194775991","https://openalex.org/W2486399482","https://openalex.org/W2943768233","https://openalex.org/W2968290676","https://openalex.org/W3091131165","https://openalex.org/W3157366447","https://openalex.org/W3163472530","https://openalex.org/W6794844419"],"related_works":["https://openalex.org/W1980349267","https://openalex.org/W1513105280","https://openalex.org/W3010731809","https://openalex.org/W2098419840","https://openalex.org/W2116326546","https://openalex.org/W2140610743","https://openalex.org/W2151104031","https://openalex.org/W2765435638","https://openalex.org/W2121863912","https://openalex.org/W2152913847"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,15,80],"fast":[4],"and":[5,32,46,84,89],"efficient":[6],"optimization":[7,27,53],"engine":[8],"with":[9],"multi-directional,":[10],"multi-objective":[11],"algorithms":[12],"based":[13],"on":[14,58,72],"robust":[16],"transistor":[17],"sizing":[18],"approach":[19],"to":[20,49,87],"improve":[21],"digital":[22,77],"circuit":[23,69],"performance.":[24],"However,":[25],"such":[26],"processes":[28],"are":[29],"highly":[30],"simulator-dependent":[31],"computationally":[33],"expensive":[34,68],"tasks.":[35],"There-fore,":[36],"we":[37],"propose":[38],"developing":[39],"machine":[40],"learning-based":[41],"reliable":[42],"models":[43,64],"considering":[44],"process":[45],"operating":[47],"variations":[48],"speed":[50],"up":[51,86],"the":[52],"procedure":[54],"by":[55,96],"running":[56,67],"them":[57],"developed":[59],"Residual":[60],"Neural":[61],"Network":[62],"(ResNN)":[63],"instead":[65],"of":[66],"simulations.":[70],"Results":[71],"22nm":[73],"Metal":[74],"Gate":[75],"High-K":[76],"cells":[78],"show":[79],"reduction":[81],"in":[82],"delay":[83],"leakage":[85],"36.7%":[88],"18.8":[90],"%,":[91],"respectively":[92],"improving":[93],"computational":[94],"efficiency":[95],"several":[97],"orders.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":5}],"updated_date":"2026-02-22T13:39:03.778224","created_date":"2025-10-10T00:00:00"}