{"id":"https://openalex.org/W4229458661","doi":"https://doi.org/10.1109/vlsi-dat54769.2022.9768057","title":"Distributed Sorting Architecture on Multiple FPGA","display_name":"Distributed Sorting Architecture on Multiple FPGA","publication_year":2022,"publication_date":"2022-04-18","ids":{"openalex":"https://openalex.org/W4229458661","doi":"https://doi.org/10.1109/vlsi-dat54769.2022.9768057"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat54769.2022.9768057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat54769.2022.9768057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014692322","display_name":"Yi-Da Hsin","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yi-Da Hsin","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076043640","display_name":"Yen-Shi Kuo","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Shi Kuo","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013913342","display_name":"Bo\u2010Cheng Lai","orcid":"https://orcid.org/0000-0002-9729-5196"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bo-Cheng Lai","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014692322"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04178969,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.8852415084838867},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.840552806854248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8099713921546936},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.740069568157196},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5934035778045654},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5316396951675415},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.48009827733039856},{"id":"https://openalex.org/keywords/sorting-algorithm","display_name":"Sorting algorithm","score":0.468448668718338},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.45926323533058167},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41595447063446045},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4120273292064667},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41175520420074463},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3660728335380554},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10564622282981873},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.10474485158920288}],"concepts":[{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.8852415084838867},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.840552806854248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8099713921546936},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.740069568157196},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5934035778045654},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5316396951675415},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.48009827733039856},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.468448668718338},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.45926323533058167},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41595447063446045},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4120273292064667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41175520420074463},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3660728335380554},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10564622282981873},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.10474485158920288},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat54769.2022.9768057","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat54769.2022.9768057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3403959363","display_name":null,"funder_award_id":"MOST 108-2628-E-009-007-MY3","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2508353373","https://openalex.org/W2609976311","https://openalex.org/W2726442390","https://openalex.org/W2733107613","https://openalex.org/W2904735384","https://openalex.org/W2982036057","https://openalex.org/W3021743325","https://openalex.org/W3043363332"],"related_works":["https://openalex.org/W2809748609","https://openalex.org/W3033694952","https://openalex.org/W2372558933","https://openalex.org/W2349288944","https://openalex.org/W2085265870","https://openalex.org/W797244100","https://openalex.org/W1999431223","https://openalex.org/W2043772124","https://openalex.org/W2801186172","https://openalex.org/W2367560286"],"abstract_inverted_index":{"FPGA":[0,30],"has":[1],"demonstrated":[2],"promising":[3],"performance":[4],"in":[5,23,45],"high":[6],"throughput":[7],"data":[8,42,46,79],"sorting.":[9],"Data":[10],"compression":[11,43],"techniques":[12,44],"are":[13],"adopted":[14],"to":[15,35,50,75,95],"exploit":[16],"the":[17,28,33,37,59,77,87,96],"redundant":[18],"information":[19],"between":[20],"subsequent":[21],"values":[22],"a":[24,62,71],"sorted":[25],"dataset.":[26,39],"However,":[27],"standalone":[29],"design":[31,60,89],"inhibits":[32],"scalability":[34],"handle":[36,76],"growing":[38],"Moreover,":[40],"previous":[41,97],"sorting":[47,64],"lack":[48],"versatility":[49],"support":[51],"various":[52,78],"ranges":[53],"of":[54,61],"data.":[55],"This":[56],"paper":[57],"proposes":[58],"distributed":[63],"accelerator":[65],"on":[66],"multiple":[67],"FPGAs":[68],"and":[69],"introduce":[70],"Configurable":[72],"Compressed":[73],"Array":[74],"widths.":[80],"The":[81],"experimental":[82],"results":[83],"have":[84],"shown":[85],"that":[86],"proposed":[88],"attains":[90],"3.69x":[91],"enhancement":[92],"when":[93],"compared":[94],"design.":[98]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}