{"id":"https://openalex.org/W3162701630","doi":"https://doi.org/10.1109/vlsi-dat52063.2021.9427349","title":"A Reconfigurable In-SRAM Computing Architecture for DCNN Applications","display_name":"A Reconfigurable In-SRAM Computing Architecture for DCNN Applications","publication_year":2021,"publication_date":"2021-04-19","ids":{"openalex":"https://openalex.org/W3162701630","doi":"https://doi.org/10.1109/vlsi-dat52063.2021.9427349","mag":"3162701630"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat52063.2021.9427349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat52063.2021.9427349","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102001311","display_name":"Yu-Hsien Lin","orcid":"https://orcid.org/0000-0001-7570-7949"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Hsien Lin","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111528251","display_name":"Chi Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chi Liu","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112844899","display_name":"Chia-Lin Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Lin Hu","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102162079","display_name":"Kang-Yu Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kang-Yu Chang","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031639803","display_name":"Jia\u2010Yin Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jia-Yin Chen","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061859062","display_name":"Shyh\u2010Jye Jou","orcid":"https://orcid.org/0000-0002-8821-3486"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh-Jye Jou","raw_affiliation_strings":["Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Chiao Tung University and National Yang Ming Chiao Tung University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5102001311"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.6016,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.66214519,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6749687790870667},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.640421986579895},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6059222221374512},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5591222047805786},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5422050356864929},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5037469267845154},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4537229835987091},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4479654133319855},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.44790762662887573},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4301041066646576},{"id":"https://openalex.org/keywords/edge-computing","display_name":"Edge computing","score":0.4169422388076782},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4157554805278778},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3160358667373657},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2847006916999817},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1196354329586029}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6749687790870667},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.640421986579895},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6059222221374512},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5591222047805786},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5422050356864929},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5037469267845154},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4537229835987091},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4479654133319855},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.44790762662887573},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4301041066646576},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.4169422388076782},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4157554805278778},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3160358667373657},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2847006916999817},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1196354329586029},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat52063.2021.9427349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat52063.2021.9427349","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2541429840","https://openalex.org/W2792893539","https://openalex.org/W2809254203","https://openalex.org/W2922487710","https://openalex.org/W2970959587","https://openalex.org/W3099432326","https://openalex.org/W6728940736"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2139962137"],"abstract_inverted_index":{"A":[0],"methodology":[1],"for":[2,58,84],"Artificial":[3],"Intelligence":[4],"(AI)":[5],"edge":[6,65],"Deep":[7],"Learning":[8],"Neural":[9],"Network":[10],"(DNN)":[11],"hardware":[12],"design":[13,68],"to":[14,26,51],"increase":[15],"the":[16],"flexibility":[17],"of":[18,63,69],"each":[19],"layer":[20],"is":[21,37,71,82],"emergent":[22],"required.":[23],"In":[24],"order":[25],"support":[27],"different":[28,61],"DNN":[29],"layers,":[30],"a":[31,53,85],"reconfigurable":[32],"Universal":[33],"Computation":[34],"Element":[35],"(UCE_R)":[36],"proposed.":[38],"The":[39,67],"UCE_R":[40,70],"has":[41],"its":[42],"own":[43],"controller":[44],"and":[45],"several":[46],"UCE_Rs":[47],"can":[48],"be":[49],"integrated":[50,83],"form":[52],"Reconfigurable":[54],"UDNN":[55],"(UDNN_R)":[56],"engine":[57],"use":[59],"in":[60],"kinds":[62],"AI":[64],"applications.":[66],"implemented":[72],"by":[73],"using":[74],"TSMC":[75],"CMOS":[76],"28":[77],"um":[78],"process.":[79],"An":[80],"UDNN_R":[81],"Mobile_Net":[86],"application.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4}],"updated_date":"2026-02-24T19:35:01.260952","created_date":"2025-10-10T00:00:00"}