{"id":"https://openalex.org/W3160868235","doi":"https://doi.org/10.1109/vlsi-dat52063.2021.9427328","title":"ONNC Compiler Used in Fault-Mitigating Mechanisms Analysis on NVDLA-Based and ReRAM-Based Edge AI Chip Design","display_name":"ONNC Compiler Used in Fault-Mitigating Mechanisms Analysis on NVDLA-Based and ReRAM-Based Edge AI Chip Design","publication_year":2021,"publication_date":"2021-04-19","ids":{"openalex":"https://openalex.org/W3160868235","doi":"https://doi.org/10.1109/vlsi-dat52063.2021.9427328","mag":"3160868235"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat52063.2021.9427328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat52063.2021.9427328","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003734782","display_name":"Samuel Liu","orcid":"https://orcid.org/0000-0002-1864-5734"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Samuel Liu","raw_affiliation_strings":["Skymizer Taiwan Inc","National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Skymizer Taiwan Inc","institution_ids":[]},{"raw_affiliation_string":"National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048138801","display_name":"Jen\u2010Ho Kuo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jen-Ho Kuo","raw_affiliation_strings":["Skymizer Taiwan Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Skymizer Taiwan Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069788936","display_name":"Luba Tang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luba Tang","raw_affiliation_strings":["Skymizer Taiwan Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Skymizer Taiwan Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036262299","display_name":"Ning-Chi Huang","orcid":"https://orcid.org/0000-0003-4663-9099"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ning-Chi Huang","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Hsinchu,Taiwan","National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047341829","display_name":"Der-Yu Tsai","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Der-Yu Tsai","raw_affiliation_strings":["Skymizer Taiwan Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Skymizer Taiwan Inc","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061826776","display_name":"Ming-Jay Yang","orcid":"https://orcid.org/0000-0002-9734-0858"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"M.-H. Yang","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Hsinchu,Taiwan","National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109999808","display_name":"Kai\u2013Chiang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kai-Chiang Wu","raw_affiliation_strings":["National Yang Ming Chiao Tung University,Hsinchu,Taiwan","National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Yang Ming Chiao Tung University,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.407,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4406486,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.9576523303985596},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7811660170555115},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.6249357461929321},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.6185736656188965},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5913667678833008},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5383777022361755},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5155661106109619},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4602661430835724},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43023478984832764},{"id":"https://openalex.org/keywords/in-memory-processing","display_name":"In-Memory Processing","score":0.41461181640625},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.4101129174232483},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40847378969192505},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3977794051170349},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32188868522644043},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.31961333751678467},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.25292032957077026},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1250447928905487},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10463792085647583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10459935665130615}],"concepts":[{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.9576523303985596},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7811660170555115},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.6249357461929321},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.6185736656188965},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5913667678833008},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5383777022361755},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5155661106109619},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4602661430835724},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43023478984832764},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.41461181640625},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.4101129174232483},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40847378969192505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3977794051170349},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32188868522644043},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.31961333751678467},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.25292032957077026},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1250447928905487},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10463792085647583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10459935665130615},{"id":"https://openalex.org/C164120249","wikidata":"https://www.wikidata.org/wiki/Q995982","display_name":"Web search query","level":3,"score":0.0},{"id":"https://openalex.org/C97854310","wikidata":"https://www.wikidata.org/wiki/Q19541","display_name":"Search engine","level":2,"score":0.0},{"id":"https://openalex.org/C194222762","wikidata":"https://www.wikidata.org/wiki/Q114486","display_name":"Query by Example","level":4,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat52063.2021.9427328","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat52063.2021.9427328","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2122511470","https://openalex.org/W2513554817","https://openalex.org/W2604319603","https://openalex.org/W2899749435","https://openalex.org/W2946712855","https://openalex.org/W2949674260","https://openalex.org/W3091655930"],"related_works":["https://openalex.org/W4322580884","https://openalex.org/W3137037072","https://openalex.org/W4308870977","https://openalex.org/W2983750276","https://openalex.org/W2518875864","https://openalex.org/W3212430008","https://openalex.org/W3164445786","https://openalex.org/W2802367674","https://openalex.org/W2960205134","https://openalex.org/W4280603410"],"abstract_inverted_index":{"The":[0,53,62,124],"calculation":[1],"of":[2,23,79],"the":[3,7,25,31,36,40,46,81,90,98,102,113,133,145,149,153],"convolution":[4],"is":[5,68,77,162],"considered":[6],"most":[8],"important":[9],"part":[10],"in":[11,132],"convolutional":[12],"neural":[13,64,92],"network-based":[14],"artificial":[15],"intelligence":[16],"(AI)":[17],"deep":[18],"learning":[19],"accelerator":[20],"(DLA)":[21],"architecture.Regardless":[22],"employing":[24],"traditional":[26],"von":[27],"Neumann":[28,33],"architecture":[29,161],"or":[30],"non-von":[32],"compute-in-memory":[34],"architecture,":[35],"variations":[37],"arising":[38],"from":[39],"integrated":[41],"circuit":[42],"(IC)":[43],"process":[44,135],"at":[45],"mass":[47],"production":[48],"stage":[49],"must":[50],"be":[51,60],"considered.":[52],"AI":[54,71,82,87],"model":[55,83,122],"accuracy":[56],"also":[57,139,163],"needs":[58],"to":[59,111],"improved.":[61],"open":[63,91],"network":[65,93],"compiler":[66],"(ONNC)":[67],"an":[69],"architecture-aware":[70],"software":[72],"development":[73],"kit":[74],"toolchain,":[75],"which":[76],"capable":[78],"evaluating":[80],"on":[84,121],"fixed-point":[85],"Edge":[86],"DLAs":[88],"for":[89,143,152],"exchange":[94],"model.In":[95],"this":[96],"paper,":[97],"ONNC":[99,146],"toolchain":[100],"and":[101,148],"NVIDIA":[103],"DLA":[104,160],"(NVDLA)":[105],"field-programmable":[106],"gate":[107],"array":[108],"are":[109,138],"employed":[110],"investigate":[112],"NVDLA":[114],"static":[115],"random-access":[116,155],"memory":[117,156],"stuck-at":[118],"fault":[119],"impact":[120],"accuracy.":[123],"fault-mitigating":[125],"results":[126],"after":[127],"applying":[128],"a":[129],"recovery":[130,150],"mechanism":[131],"IC":[134],"hard":[136],"failure":[137],"discussed.":[140],"A":[141],"method":[142],"utilizing":[144],"framework":[147],"guidelines":[151],"resistive":[154],"-based":[157],"computer-integrated":[158],"manufacturing":[159],"proposed.":[164]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}