{"id":"https://openalex.org/W3160630947","doi":"https://doi.org/10.1109/vlsi-dat52063.2021.9427323","title":"Machine Learning System-Enabled GPU Acceleration for EDA","display_name":"Machine Learning System-Enabled GPU Acceleration for EDA","publication_year":2021,"publication_date":"2021-04-19","ids":{"openalex":"https://openalex.org/W3160630947","doi":"https://doi.org/10.1109/vlsi-dat52063.2021.9427323","mag":"3160630947"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat52063.2021.9427323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat52063.2021.9427323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088685794","display_name":"Tsung\u2010Wei Huang","orcid":"https://orcid.org/0000-0001-9768-3378"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tsung-Wei Huang","raw_affiliation_strings":["University of Utah, Salt Lake City, UT"],"affiliations":[{"raw_affiliation_string":"University of Utah, Salt Lake City, UT","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5088685794"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.9211,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71126538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8324986696243286},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6851285696029663},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.6078116297721863},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6041218042373657},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.5412866473197937},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5344898700714111},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.5059966444969177},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49566328525543213},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4936109781265259},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.458948016166687},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4430882930755615},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41330602765083313},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.4120095372200012},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.41164731979370117},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.153567373752594}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8324986696243286},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6851285696029663},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.6078116297721863},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6041218042373657},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.5412866473197937},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5344898700714111},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5059966444969177},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49566328525543213},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4936109781265259},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.458948016166687},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4430882930755615},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41330602765083313},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.4120095372200012},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.41164731979370117},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.153567373752594},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat52063.2021.9427323","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat52063.2021.9427323","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1986432463","https://openalex.org/W2064529033","https://openalex.org/W2345178427","https://openalex.org/W2770975515","https://openalex.org/W2963366311","https://openalex.org/W3111098492","https://openalex.org/W3113443077","https://openalex.org/W3211750799","https://openalex.org/W4252769808","https://openalex.org/W6787401642","https://openalex.org/W6787874851","https://openalex.org/W6803848106"],"related_works":["https://openalex.org/W2533382481","https://openalex.org/W3037515626","https://openalex.org/W4394633758","https://openalex.org/W2945182031","https://openalex.org/W2537242250","https://openalex.org/W2502510154","https://openalex.org/W2995408604","https://openalex.org/W3160630947","https://openalex.org/W2943253919","https://openalex.org/W2620115225"],"abstract_inverted_index":{"Electronic":[0],"design":[1,99],"automation":[2],"(EDA)":[3],"contains":[4],"many":[5],"of":[6,18,51,87,100,132],"the":[7,49,76,85,98,130],"most":[8],"challenging":[9],"computational":[10],"problems":[11],"that":[12],"optimize":[13],"circuit":[14],"layouts":[15],"across":[16],"billions":[17],"transistors.":[19],"Most":[20],"existing":[21],"EDA":[22,45,111],"algorithms":[23,46],"are":[24,62],"architecturally":[25],"constrained":[26],"by":[27,128],"CPU":[28],"parallelism,":[29],"and":[30,57,103,125],"their":[31],"performances":[32],"stagnate":[33],"at":[34],"about":[35],"8-16":[36],"cores":[37],"To":[38],"achieve":[39,66,140],"new":[40,44,108],"transformational":[41],"performance":[42],"milestones,":[43],"must":[47],"harness":[48],"power":[50,131],"heterogeneous":[52,81,101,109],"parallelism":[53],"comprising":[54],"manycore":[55],"CPUs":[56],"GPUs.":[58],"However,":[59],"these":[60,104],"milestones":[61],"too":[63],"difficult":[64],"to":[65,72,84,96],"without":[67],"a":[68,148],"suitable":[69],"software":[70,91],"system":[71],"assist":[73],"developers":[74],"in":[75],"implementation":[77],"complexities":[78],"built":[79],"into":[80],"parallelism.":[82],"Thanks":[83],"advancement":[86],"machine":[88,133],"learning,":[89],"various":[90],"systems":[92],"have":[93,106],"been":[94],"introduced":[95],"streamline":[97],"programs,":[102],"results":[105],"inspired":[107],"parallel":[110],"solutions.":[112],"In":[113],"this":[114],"talk,":[115],"we":[116,139],"present":[117],"our":[118],"research":[119],"on":[120,147],"GPU":[121],"acceleration":[122],"for":[123,143],"placement":[124],"timing":[126,145],"analysis":[127,146],"harnessing":[129],"learning":[134],"systems.":[135],"As":[136],"an":[137],"example,":[138],"500\u00d7":[141],"speed-up":[142],"static":[144],"million-gate":[149],"design.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}