{"id":"https://openalex.org/W3090223939","doi":"https://doi.org/10.1109/vlsi-dat49148.2020.9196385","title":"Memory for Data-Centric Computing: A Technology Perspective","display_name":"Memory for Data-Centric Computing: A Technology Perspective","publication_year":2020,"publication_date":"2020-08-01","ids":{"openalex":"https://openalex.org/W3090223939","doi":"https://doi.org/10.1109/vlsi-dat49148.2020.9196385","mag":"3090223939"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat49148.2020.9196385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat49148.2020.9196385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066037916","display_name":"Yuxiao Wang","orcid":"https://orcid.org/0009-0004-9454-5972"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yih Wang","raw_affiliation_strings":["TSMC"],"affiliations":[{"raw_affiliation_string":"TSMC","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5066037916"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09151349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7637733221054077},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6450550556182861},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.6366337537765503},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5737161636352539},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.5706942081451416},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.570518970489502},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5599728226661682},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5523680448532104},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5130678415298462},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49023085832595825},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4741857945919037},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4712441563606262},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.43700939416885376},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4359181821346283},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.3982720375061035},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.34495076537132263},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33395150303840637},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.33314865827560425},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23338422179222107}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7637733221054077},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6450550556182861},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.6366337537765503},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5737161636352539},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.5706942081451416},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.570518970489502},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5599728226661682},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5523680448532104},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5130678415298462},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49023085832595825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4741857945919037},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4712441563606262},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.43700939416885376},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4359181821346283},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.3982720375061035},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.34495076537132263},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33395150303840637},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.33314865827560425},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23338422179222107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat49148.2020.9196385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat49148.2020.9196385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W4238754064","https://openalex.org/W2340699851","https://openalex.org/W2546565930","https://openalex.org/W2903040985","https://openalex.org/W4293159259","https://openalex.org/W2188534734","https://openalex.org/W1981423095","https://openalex.org/W2151951695","https://openalex.org/W2041271371"],"abstract_inverted_index":{"Embedded":[0],"memory":[1,17,32,45,65,97,116,128],"continues":[2,40,52],"to":[3,27,41,53,130],"be":[4,42],"the":[5,43,55,61,72,81,134,145],"key":[6],"defining":[7],"component":[8],"for":[9,34,84],"modern":[10,47],"SoC.":[11,48],"A":[12],"large":[13],"variety":[14],"of":[15,37,46,59],"embedded":[16],"1Ps":[18],"are":[19],"been":[20],"developed":[21],"in":[22],"each":[23],"logic":[24],"technology":[25,50,138],"node":[26],"provide":[28],"volatile":[29],"and":[30,57,67,75,92,107,115,117,123,150],"non-volatile":[31],"solutions":[33,102],"wide":[35],"range":[36],"applications.":[38],"SRAM":[39],"workhorse":[44],"While":[49],"scaling":[51],"advance":[54],"performance":[56,82],"density":[58],"SRAM,":[60],"limited":[62,68],"on-die":[63],"cache":[64],"capacity":[66],"data":[69],"bandwidth":[70,142],"between":[71,113],"off-chip":[73],"DRAM":[74],"compute":[76,93,114],"engines":[77],"have":[78],"increasingly":[79],"become":[80],"bottleneck":[83,129],"data-centric":[85],"applications":[86],"that":[87,103],"demand":[88],"higher":[89],"energy":[90,149],"efficiency":[91],"throughput.":[94],"Addressing":[95],"this":[96],"wall":[98],"challenge":[99],"requires":[100],"holistic":[101],"involve":[104],"high-density,":[105],"high-capacity":[106],"low-power":[108],"memories,":[109],"better":[110],"integration":[111],"strategies":[112],"alternative":[118],"computing":[119],"paradigms.":[120],"The":[121],"near-memory":[122],"in-memory":[124],"architectures":[125],"can":[126,139],"alleviate":[127],"some":[131],"degree":[132],"while":[133],"3D":[135],"heterogeneous":[136],"packaging":[137],"address":[140],"interconnect":[141],"limitation":[143],"through":[144],"low":[146,148],"latency,":[147],"high-density":[151],"interconnect.":[152]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}