{"id":"https://openalex.org/W3090897171","doi":"https://doi.org/10.1109/vlsi-dat49148.2020.9196310","title":"Programming Systems for Parallelizing VLSI CAD and Beyond","display_name":"Programming Systems for Parallelizing VLSI CAD and Beyond","publication_year":2020,"publication_date":"2020-08-01","ids":{"openalex":"https://openalex.org/W3090897171","doi":"https://doi.org/10.1109/vlsi-dat49148.2020.9196310","mag":"3090897171"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat49148.2020.9196310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat49148.2020.9196310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088685794","display_name":"Tsung\u2010Wei Huang","orcid":"https://orcid.org/0000-0001-9768-3378"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tsung-Wei Huang","raw_affiliation_strings":["University of Utah"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5088685794"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16490527,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.974399983882904,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9735999703407288,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8607528805732727},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.7398464679718018},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7040047645568848},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6225805282592773},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6067183017730713},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5934088826179504},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.48686403036117554},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45478877425193787},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.408671498298645},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19466546177864075},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18294638395309448},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.10872796177864075}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8607528805732727},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.7398464679718018},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7040047645568848},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6225805282592773},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6067183017730713},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5934088826179504},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.48686403036117554},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45478877425193787},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.408671498298645},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19466546177864075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18294638395309448},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.10872796177864075},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat49148.2020.9196310","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat49148.2020.9196310","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2334610590","https://openalex.org/W2320366403","https://openalex.org/W3204197061","https://openalex.org/W4251350712","https://openalex.org/W637098845","https://openalex.org/W2410116073","https://openalex.org/W2045183646","https://openalex.org/W3044972437","https://openalex.org/W1595672120","https://openalex.org/W4230999561"],"abstract_inverted_index":{"The":[0],"ever-increasing":[1],"design":[2,24],"complexity":[3],"coupled":[4],"with":[5,83],"the":[6,14,103],"ongoing":[7],"shift":[8],"towards":[9],"onchip":[10],"parallelism":[11],"is":[12,33],"driving":[13],"need":[15],"for":[16,70],"new":[17],"parallel":[18,30,81,107],"CAD":[19,31,37,71,108],"tools":[20,109],"to":[21,76,80,111],"reduce":[22],"high":[23,84,89],"costs":[25],"and":[26,47,74,87,96,114],"runtime.":[27],"Developing":[28],"high-performance":[29],"software":[32,56,72,79],"extremely":[34],"challenging,":[35],"as":[36],"algorithms":[38],"consist":[39],"of":[40,44,54,105],"a":[41,61],"broad":[42],"mix":[43],"domain":[45],"knowledge":[46],"computing":[48],"components":[49],"that":[50,99],"are":[51],"not":[52],"part":[53],"regular":[55],"development.":[57],"This":[58],"talk":[59],"addresses":[60],"long-standing":[62],"question:":[63],"How":[64],"can":[65,100],"we":[66],"make":[67],"it":[68],"easier":[69],"developers":[73],"researchers":[75],"rearchitect":[77],"existing":[78],"targets":[82],"performance":[85],"scalability":[86],"simultaneous":[88],"productivity?":[90],"We":[91],"will":[92],"cover":[93],"both":[94],"algorithm":[95],"system":[97],"aspects":[98],"help":[101],"streamline":[102],"creation":[104],"large":[106],"scalable":[110],"manycore":[112],"CPUs":[113],"GPUs.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}