{"id":"https://openalex.org/W3090741376","doi":"https://doi.org/10.1109/vlsi-dat49148.2020.9196244","title":"Low-Power 3D-PCB Stacking System Design and Validation by Automatic Voltage-Current Scalable Technique","display_name":"Low-Power 3D-PCB Stacking System Design and Validation by Automatic Voltage-Current Scalable Technique","publication_year":2020,"publication_date":"2020-08-01","ids":{"openalex":"https://openalex.org/W3090741376","doi":"https://doi.org/10.1109/vlsi-dat49148.2020.9196244","mag":"3090741376"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat49148.2020.9196244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat49148.2020.9196244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041509052","display_name":"Ching-Hwa Cheng","orcid":"https://orcid.org/0000-0003-0587-237X"},"institutions":[{"id":"https://openalex.org/I4880106","display_name":"Feng Chia University","ror":"https://ror.org/05vhczg54","country_code":"TW","type":"education","lineage":["https://openalex.org/I4880106"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Hwa Cheng","raw_affiliation_strings":["Dept. of ECE, Feng Chia University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of ECE, Feng Chia University","institution_ids":["https://openalex.org/I4880106"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102243349","display_name":"Jiun-In Guo","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiun-In Guo","raw_affiliation_strings":["Dept. of EE, National Chiao Tung University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of EE, National Chiao Tung University","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09222992,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6614254713058472},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.6545805931091309},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.62639981508255},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.6225243210792542},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5908139944076538},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5822451710700989},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3778621256351471},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3649636507034302},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.293265700340271},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2065531313419342}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6614254713058472},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.6545805931091309},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.62639981508255},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6225243210792542},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5908139944076538},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5822451710700989},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3778621256351471},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3649636507034302},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.293265700340271},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2065531313419342},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat49148.2020.9196244","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat49148.2020.9196244","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2399044027"],"related_works":["https://openalex.org/W2035329725","https://openalex.org/W4376641153","https://openalex.org/W2070875936","https://openalex.org/W4250391473","https://openalex.org/W3045075405","https://openalex.org/W4302292679","https://openalex.org/W4241625287","https://openalex.org/W2050788868","https://openalex.org/W4295885776","https://openalex.org/W2027634686"],"abstract_inverted_index":{"The":[0,51,61,77,114,126],"proposed":[1,127],"design":[2,41],"is":[3,24,53,80,118,129],"integrating":[4],"multiple":[5],"video":[6,30,108],"and":[7,33,136],"power-regulate":[8],"chips":[9],"integrated":[10],"with":[11],"a":[12,101,121],"low-power":[13,78],"3D-PCB":[14,20,123],"Stacking":[15,21],"system.":[16],"This":[17],"performance-power":[18],"optimized":[19],"SoC":[22],"system":[23,99,115,133],"corroborated":[25],"by":[26,110,120],"the":[27,69,112],"dual":[28],"multi-mode":[29],"decoder":[31],"(MMVD)":[32],"five":[34],"voltage-current":[35,63],"adjustors":[36],"(VCAs)":[37],"chips.":[38],"Low-power":[39],"dual-Vdd":[40],"techniques":[42],"are":[43],"utilized":[44],"in":[45],"MMVD,":[46],"without":[47,73,137],"using":[48,74,111],"level":[49],"converters.":[50,76],"VCA":[52],"used":[54],"to":[55,59,81],"supply":[56],"manageable":[57],"power-current":[58],"MMVD.":[60],"automated":[62],"adjusted":[64],"technique":[65,84,128],"does":[66],"not":[67],"increase":[68],"additional":[70],"silicon":[71],"cost":[72],"voltage":[75,91],"contribution":[79],"utilize":[82],"current-adjusted":[83],"for":[85,106],"an":[86],"automation":[87],"voltage-adjustor.":[88],"A":[89],"built-in":[90],"measurement":[92],"provides":[93],"voltage-level":[94],"can":[95],"be":[96],"safely":[97],"regulated.The":[98],"achieves":[100],"32-":[102],"68%":[103],"power":[104,134],"reduction":[105],"two":[107],"decoders":[109],"VCAs.":[113],"scalable":[116],"function":[117],"implemented":[119],"MorPack":[122],"stacking":[124],"design.":[125],"success":[130],"validated":[131],"reduce":[132],"consumption":[135],"performance":[138],"degradation.":[139]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}