{"id":"https://openalex.org/W2951055411","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741930","title":"Clocking for HPC Design: Challenges and Experience Sharing","display_name":"Clocking for HPC Design: Challenges and Experience Sharing","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2951055411","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741930","mag":"2951055411"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2019.8741930","is_oa":false,"landing_page_url":"http://doi.org/10.1109/vlsi-dat.2019.8741930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019344686","display_name":"Yih-Chih Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yih-Chih Chou","raw_affiliation_strings":["Global Unichip Corporation, No. 10, Li-Hsin 6th Road, Hsinchu Science Park, Hsinchu City, 30078, Taiwan"],"affiliations":[{"raw_affiliation_string":"Global Unichip Corporation, No. 10, Li-Hsin 6th Road, Hsinchu Science Park, Hsinchu City, 30078, Taiwan","institution_ids":["https://openalex.org/I4210086231"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101777674","display_name":"Chien-Cheng Wu","orcid":"https://orcid.org/0009-0007-5900-5470"},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Cheng Wu","raw_affiliation_strings":["Global Unichip Corporation, No. 10, Li-Hsin 6th Road, Hsinchu Science Park, Hsinchu City, 30078, Taiwan"],"affiliations":[{"raw_affiliation_string":"Global Unichip Corporation, No. 10, Li-Hsin 6th Road, Hsinchu Science Park, Hsinchu City, 30078, Taiwan","institution_ids":["https://openalex.org/I4210086231"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019183410","display_name":"Cheng-Hong Tsai","orcid":"https://orcid.org/0009-0001-6719-6728"},"institutions":[{"id":"https://openalex.org/I4210086231","display_name":"Global Unichip (Taiwan)","ror":"https://ror.org/00005jn19","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210086231"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Hong Tsai","raw_affiliation_strings":["Global Unichip Corporation, No. 10, Li-Hsin 6th Road, Hsinchu Science Park, Hsinchu City, 30078, Taiwan"],"affiliations":[{"raw_affiliation_string":"Global Unichip Corporation, No. 10, Li-Hsin 6th Road, Hsinchu Science Park, Hsinchu City, 30078, Taiwan","institution_ids":["https://openalex.org/I4210086231"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5019344686"],"corresponding_institution_ids":["https://openalex.org/I4210086231"],"apc_list":null,"apc_paid":null,"fwci":0.1192,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4454042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6974773406982422},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6671061515808105},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5934783220291138},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5719092488288879},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5557309985160828},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5301592946052551},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4665527045726776},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4518806040287018},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4394083321094513},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.4315554201602936},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38645273447036743},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20799726247787476},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19413942098617554},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18273693323135376}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6974773406982422},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6671061515808105},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5934783220291138},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5719092488288879},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5557309985160828},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5301592946052551},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4665527045726776},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4518806040287018},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4394083321094513},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.4315554201602936},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38645273447036743},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20799726247787476},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19413942098617554},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18273693323135376},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2019.8741930","is_oa":false,"landing_page_url":"http://doi.org/10.1109/vlsi-dat.2019.8741930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2025511996","https://openalex.org/W2199871724","https://openalex.org/W6688087289"],"related_works":["https://openalex.org/W4290802965","https://openalex.org/W97789383","https://openalex.org/W4289406402","https://openalex.org/W2727156679","https://openalex.org/W2165367082","https://openalex.org/W3087516072","https://openalex.org/W2067997904","https://openalex.org/W1777852485","https://openalex.org/W2171845075","https://openalex.org/W1582003487"],"abstract_inverted_index":{"In":[0,64],"recent":[1],"years,":[2],"as":[3],"the":[4,21,46],"progress":[5],"of":[6,23,37,41,48,75],"VLSI":[7],"technology,":[8],"artificial":[9],"intelligence":[10],"/":[11],"deep":[12],"learning":[13],"has":[14],"become":[15],"a":[16],"major":[17],"trend.":[18],"To":[19],"satisfy":[20],"demand":[22],"high":[24],"performance":[25],"computing,":[26],"many":[27],"AI":[28],"ASICs":[29],"adopt":[30],"multi-core":[31],"architecture.":[32],"The":[33],"challenges":[34],"for":[35,59],"clocking":[36,80],"this":[38,65],"architecture":[39],"consists":[40],"timing":[42],"closure":[43],"issues":[44],"and":[45,53,91],"implementation":[47],"low":[49,51,54],"latency,":[50],"skew":[52],"OCV":[55],"top-level":[56],"clock":[57,72,92],"tree":[58,73],"highspeed":[60],"operation":[61],"(>":[62],"1GHz).":[63],"paper,":[66],"we":[67],"share":[68],"our":[69],"experiences":[70],"on":[71],"synthesis":[74],"HPC":[76],"ASICs.":[77],"Two":[78],"different":[79],"strategies":[81],"are":[82],"introduced":[83],"including":[84],"H-tree":[85],"planning":[86],"with":[87],"customized":[88],"big":[89],"drivers":[90],"mesh.":[93]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}