{"id":"https://openalex.org/W2952585972","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741773","title":"A Novel Test Generation Method for Small-Delay Defects with User-Defined Fault Model","display_name":"A Novel Test Generation Method for Small-Delay Defects with User-Defined Fault Model","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2952585972","doi":"https://doi.org/10.1109/vlsi-dat.2019.8741773","mag":"2952585972"},"language":"en","primary_location":{"id":"doi:10.1109/vlsi-dat.2019.8741773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2019.8741773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043797706","display_name":"Chao-Jun Shang","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chao-Jun Shang","raw_affiliation_strings":["Dept. of EE, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of EE, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103259979","display_name":"Cheng-Hung Wu","orcid":"https://orcid.org/0000-0002-0475-5756"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Hung Wu","raw_affiliation_strings":["Dept. of EE, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of EE, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079657769","display_name":"Kuen-Jong Lee","orcid":"https://orcid.org/0000-0002-6690-0074"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kuen-Jong Lee","raw_affiliation_strings":["Dept. of EE, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of EE, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101623682","display_name":"Yu-Hsiang Chen","orcid":"https://orcid.org/0000-0002-7150-6741"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Hsiang Chen","raw_affiliation_strings":["Dept. of EE, National Cheng Kung University, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of EE, National Cheng Kung University, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043797706"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.2408,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.47221498,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8505741357803345},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.766584038734436},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7232096195220947},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.7108545303344727},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6942111253738403},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5941028594970703},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5936400890350342},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5314608812332153},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4703555107116699},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4638863205909729},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.43379664421081543},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4258955121040344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27109280228614807},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14372864365577698},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09375688433647156}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8505741357803345},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.766584038734436},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7232096195220947},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.7108545303344727},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6942111253738403},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5941028594970703},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5936400890350342},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5314608812332153},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4703555107116699},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4638863205909729},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43379664421081543},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4258955121040344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27109280228614807},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14372864365577698},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09375688433647156},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsi-dat.2019.8741773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsi-dat.2019.8741773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6000000238418579}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2110659274","https://openalex.org/W2112212951","https://openalex.org/W2120349980","https://openalex.org/W2127774081","https://openalex.org/W2132188866","https://openalex.org/W2151275401","https://openalex.org/W2157017222","https://openalex.org/W2781990833","https://openalex.org/W3147331103"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W1991935474","https://openalex.org/W2091533492","https://openalex.org/W2129713538","https://openalex.org/W2341817401","https://openalex.org/W2408214455","https://openalex.org/W1953724919","https://openalex.org/W2128148266","https://openalex.org/W1493811107","https://openalex.org/W3038280805"],"abstract_inverted_index":{"To":[0],"ensure":[1],"the":[2,16,90,104,114,120,149],"quality":[3],"of":[4,94,123],"high-performance":[5],"VLSI":[6],"chips,":[7],"small":[8,43],"delay":[9],"defects":[10],"(SDDs)":[11],"are":[12,39],"widely":[13],"considered":[14],"in":[15,57,98],"industry.":[17],"Several":[18],"ATPG":[19],"tools":[20],"have":[21],"been":[22],"developed":[23],"to":[24,33,42,109,125],"deal":[25],"with":[26,29,148],"these":[27,53],"defects,":[28],"timing":[30],"information":[31],"employed":[32],"help":[34],"select":[35],"long":[36,96,128],"paths":[37,97],"that":[38,131],"more":[40],"sensitive":[41],"delays":[44],"and":[45,117,139,161,169],"hence":[46],"high-quality":[47],"tests":[48],"can":[49,102,136,142,156],"be":[50,137,143],"generated.":[51],"However,":[52],"methods":[54],"usually":[55],"result":[56],"a":[58,74,83,99,132],"large":[59],"pattern":[60,134,159],"count":[61,160],"or":[62],"cannot":[63],"achieve":[64],"high":[65,140],"test":[66,76],"coverage":[67],"(DTC).":[68],"In":[69],"this":[70],"paper,":[71],"we":[72],"propose":[73],"novel":[75],"generation":[77],"method":[78,155],"for":[79,145,167],"SDDs":[80,124],"based":[81],"on":[82,113,165],"common":[84,91],"path":[85,92,115],"stem":[86],"concept.":[87],"By":[88],"extracting":[89],"stems":[93,116],"those":[95],"circuit,":[100],"one":[101],"use":[103],"user-defined":[105],"fault":[106,121],"model":[107],"(UDFM)":[108],"set":[110,135],"some":[111],"conditions":[112],"thus":[118],"force":[119],"effects":[122],"propagate":[126],"through":[127],"paths,":[129],"such":[130],"compact":[133],"generated":[138],"DTC":[141,164],"achieved":[144],"SDDs.":[146],"Compared":[147],"well-known":[150],"timing-aware":[151],"ATPG,":[152],"our":[153],"proposed":[154],"reduce":[157],"19.2%":[158],"increase":[162],"0.74%":[163],"average":[166],"ISCAS89":[168],"IWLS05":[170],"benchmark":[171],"circuits.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}